TH-1: China's first petaflop supercomputer

Frontiers of Computer Science in China

Volumn 4, Issue 4, 2010, Pages 445-455

  Yang, Xuejun ^a   Liao, Xiangke ^a   Xu, Weixia ^a   Song, Junqiang ^a   Hu, Qingfeng ^a   Su, Jinshu ^a   Xiao, Liquan ^a   Lu, Kai ^a   Dou, Qiang ^a   Jiang, Juping ^a   Yang, Canqun ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

cooperative computing; fault tolerance; heterogeneous systems; load balancing; low power consumption; programming models; Tianhe 1(TH 1) system

Indexed keywords

COOPERATIVE COMPUTING; HETEROGENEOUS SYSTEMS; LOAD-BALANCING; LOW-POWER CONSUMPTION; PROGRAMMING MODELS; TIANHE-1(TH-1) SYSTEM;

DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC POWER SUPPLIES TO APPARATUS; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; PARALLEL ARCHITECTURES; SUPERCOMPUTERS;

QUALITY ASSURANCE;

EID: 78650505221     PISSN: 16737350     EISSN: 16737466     Source Type: Journal    
DOI: 10.1007/s11704-010-0383-x     Document Type: Article

References (12)

1. Yang X, Yan X, Xing Z, et al. A 64-bit stream processor architecture for scientific applications. In: Proceedings of 34th Annual International Symposium on Computer Architecture. 2007, 210-219.
2. Barker K J, Davis K, Hoisie A, et al. Entering the petaflop era: the architecture and performance of Roadrunner. In: Proceedings of 2008 ACM/IEEE Conference on Supercomputing. 2008, 1-11.
3. ClearSpeed Technology plc. ClearSpeed whitepaper: CSX processor architecture. 2007, http://www. clearspeed. com/docs/resources/.
4. Kirk D. Nvidia cuda software and gpu parallel computing architecture. In: Proceedings of 6th International Symposium on Memory Management. 2007, 103-104.
5. Advanced Micro Devices, Inc. AMD Brook+. http://ati. amd. com/technology/streamcomputing/AMDBrook-plus. pdf.
6. Munshi A. OpenCL: parallel computing on the GPU and CPU. Presentation at SIGGRAPH, 2008, http://s08. idav. ucdavis. edu/munshi-opencl. pdf.
7. http://www. green500. org.
8. Semeraro G, Magklis G, Balasubramonian R, et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In: Proceedings of 8th International Symposium on High-Performance Computer Architecture. 2002, 29-42.
9. Luk C, Hong S, Kim H. Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping. In: Proceedings of 42nd Annual IEEE/ACM International Symposium on Microarchitecture. 2009, 45-55.
10. Dimitrov M, Mantor M, Zhou H. Understanding software approaches for GPGPU reliability. In: Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units. 2009, 94-104.
11. Oh N, Shirvani P, McCluskey E J. Error detection by duplicated instruction in super-scalar processors. IEEE Transactions on Reliability, 2002, 51(1): 63-75.
12. Norman A N, Choi S, Lin C. Compiler-generated staggered checkpointing. In: Proceedings of 7th ACM Workshop on Languages, Compilers, and Runtime Support for Scalable Systems. 2004, 1-8.