Nanodevice-based novel computing paradigms and the neuromorphic approach

ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2012, Pages 2509-2512

  Zhao, Weisheng ^a   Querlioz, Damien ^a   Klein, Jacques Olivier ^a   Chabi, Djaafar ^a   Chappert, Claude ^a  

^a CNRS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BUS TRAFFIC; COMPUTING PARADIGM; CURRENT STATUS; DEEP SUB-MICRON; DEFECT TOLERANCE; NANO DEVICE; NANO-DEVICES; NEUROMORPHIC APPROACH; OPERATING PERFORMANCE; POWER EFFICIENCY; POWER REDUCTIONS; PROCESS VARIATION; STATIC AND DYNAMIC;

LEAKAGE CURRENTS;

NANOSTRUCTURED MATERIALS;

EID: 84866607484     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2012.6271812     Document Type: Conference Paper

References (42)

1. N. S. Kim et aI.,"leakage current: Moore's law meets the static power" IEEE Computer Society, pp. 68-74, 2003.
2. Backus,"Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs", ACM Turing award lectures, Doi:IO. 114511283920. 1283933, 2007.
3. M. Duranton,"New computing architectures for Green ICT", Chist-era conference, 20 II.
4. D. B. Strukov and K. K. Likharev,"CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices" Nanotechnol., vol. 16, no. 6, pp. 888-900, lun. 2005.
5. A. DeHon,"Array-based architecture for FET-based, nanoscale electronics," IEEE Trans. Nanotechnol., vol. 2, no. I, pp. 23-32, 2003.
6. C. Chappert, A. Fert and F. Nguyen Van Dau,"The emergence of spin electronics in data storage" Nat. Mat., Vo1. 6, pp. 813-823, 2007.
7. F. Schwierz,"Graphene transistors", Nat. Nanotech., Vo1. 5, 487, 2010.
8. G. Agnus et aI.,"2-Terminal Carbon Nanotube Programmable Devices for Adaptive Architectures "Advanced Material, Vol. 22, pp. 702-706, 2010.
9. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams,"The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, 2008.
10. Wang et aI.,"Epitaxial BiFe03 Multiferroic Thin Film Heterostructures", Science, vo1. 299, pp. 1719-1722, 2003.
11. W. S. Zhao et aI.,"Nanotube devices based crossbar architecture: Toward neuromorphic computing", Nanotechnology, Vo1. 21, 175202, 2010.
12. M. Kabir et aI.,"RAMA: a self-assembled multiferroic magnetic QCA for low power systems", in Proc. of GLSVLSI, pp. 25-30, 2011.
13. Borghetti, et aI.,"'Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, pp. 873-876, 2010.
14. K. Boucart et aI.,"Double-Gate Tunnel FET with High-K gate dielectric" IEEE Transactions on Electron Devices, vol. 54, pp. 1725-1733, 2007.
15. N. Goulding et aI., 'The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future", IEEE Micro Magazine, 86, 2011.
16. W. S. Zhao et aI.,"Spin Transfer Torque (STT)-MRAM based Run Time Reconfiguration FPGA circuit" ACM Transactions on Embedded Computing Systems, Vol. 9, No. 2, article 14, 2009.
17. International Technology Roadmap for Semiconductors, 20 I O.
18. N. H. E. Weste and D. M. Harris,"CMOS VLSI Design: A Circuits and Systems Perspective" 4th Edition. Pearson/Addison-Wesley, 2010.
19. W. S. Zhao et aI.,"New non-volatile logic based on spin-MTJ", Physica Status Solidi A, Vo1. 6, pp. 1373-1377, 2008.
20. S. Matsunaga et aI.,"Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel lunctions " , Appl. Phys. Express (APEX), vol. I, no. 9, pp. 091301-1-091301-3, Aug. 2008.
21. W. Robinett et aI.,"A memristor-based nonvolatile latch circuit", Nanotechnology, vo1. 21, 235203, 2010.
22. Y. Gang, et aI.,"A High Reliability, Low Power Magnetic Full Adder", IEEE Transactions on Magnetics, vo1. 47, pp. 4611-4616, 2011.
23. G. Snider et aI.,"Quantum-dot cellular automata: Review and Recent experiments", 1. Appl. Phys., vo1. 85, pp. 4283-4285, 1999.
24. G. A. Carpenter and S. Grossberg,"A massively parallel architecture for a self-organizing neural pattern recognition machine", Computer Vision, Graphics and image processing, vo1. 37, pp. 54-115, 1987.
25. E. Marder et aI.,"Variability, compensation and homeostasis in neuron and network function," Nat. Rev. Neurosci., vol. 7, pp. 563-574, 2006.
26. O. Bichler et aI.,"Functional Model of a Nanoparticle-Organic Memory Transistor for Use as a Spiking Synapse" IEEE Transaction on Electron Device. Vol. 57, pp. 3115-3122, 2010.
27. H. Lee and K. K. Likharev,"Defect-tolerant nanoelectronic pattern classifiers" Int. 1. Circuit Theory Appl., vol. 35, no. 3, pp. 239-264, 2007.
28. S. Y. Liao et aI.,"Design and Modeling of a Neuro-Inspired Learning Circuit Using Nanotube-Based Memory Devices," IEEE Trans. Circuits Syst. Regul. Pap., vo1. 58, pp. 2172-2181, 2011.
29. G. Snider et aI.,"From Synapses to Circuitry: Using Memristive Memory to Explore the Electronic Brain" Computer, vol. 44, pp. 21-28, 2011.
30. D. Chabi and 1.-0. Klein,"High fault tolerance in neural crossbar" in Proc. of 2010 DTIS, pp. 1-6.
31. D. Chabi, W. S. Zhao, D. Querlioz, and 1.-0. Klein,"Robust neural logic block (NLB) based on memristor crossbar array," in Proc. of 2011 NANOARCH, pp. 137-143.
32. G. S. Snider,"Spike-timing-dependent learning in memristive nanodevices," in Prof. of NANOARCH, pp. 85-92, 2008.
33. A. Perez-Carrasco, et aI.,"On neuromorphic spiking architectures for asynchronous STDP memristive systems," in Proc. of 2010 IEEE ISCAS, pp. 1659-1662.
34. S. H. 10 et aI.,"Programmable Resistance Switching in Nanoscale TwoTerminal Devices," Nano Lett., vol. 9, pp. 496-500, 2009.
35. D. Kuzum et aI.,"Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing" Nano Letters, DOl: 10. 1 0211nl20 I 040y, 2011
36. S. Yu, et aI.,"An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation," IEEE Transactions on Electron Devices, vol. 58, pp. 2729-2737, Aug. 2011.
37. G.-Q. Bi et aI.,"Synaptic modification by correlated activity: Hebb's Postulate Revisited," Annu. Rev. Neurosci., vol. 24, pp. 139-166, 2001.
38. V. Arthur et aI.,"Learning in silicon: Timing is everything," Advances in neural information processing systems, vol. 18, pp. 281-1185, 2006.
39. T. Masquelier and S. 1. Thorpe,"Unsupervised Learning of Visual Features through Spike Timing Dependent Plasticity" PLoS Comput Bioi, vol. 3, no. 2, p. e31, Feb. 2007.
40. D. Querlioz, et aI.,"Simulation of a memristor-based spiking neural network immune to device variations" Proc. of I1CNN, 1775, 2011.
41. O. Bichler et aI.,"Unsupervised Features Extraction from Asynchronous Silicon Retina through Spike-Timing-Dependent Plasticity" Proc of I1CNN, pp. 859-866, 2011.
42. D. S. Modha et aI.,"Cognitive computing" Communications of the ACM, vol. 54, p. 62, Aug. 2011.