Hight fault tolerance in neural crossbar

5th Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2010

Volumn , Issue , 2010, Pages

  Chabi, Djaafar ^a,b   Klein, Jacques Olivier ^a,b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CNRS   (France)

Author keywords

Fault tolerance; Learning on chip; Memristive crossbar; Nano components; Neural network; Reliability

Indexed keywords

COMPETITIVE LEARNING; CROSSBAR ARCHITECTURE; FAST CONVERGENCE RATE; FAULT-TOLERANT; LEARNING METHODS; MANUFACTURING DEFECTS; MEMRISTIVE CROSSBAR; MEMRISTOR; NANO-COMPONENTS; NANOMETER-SCALE ELECTRONIC DEVICES; ON CHIPS; SIMULATION RESULT; VON NEUMANN MULTIPLEXING;

BOOLEAN FUNCTIONS; DEFECTS; DELTA FUNCTIONS; FAULT TOLERANT COMPUTER SYSTEMS; INTEGRATED CONTROL; MONOLAYERS; NANOSTRUCTURED MATERIALS; NETWORK ARCHITECTURE; NEURAL NETWORKS; QUALITY ASSURANCE; REDUNDANCY;

FAULT TOLERANCE;

EID: 77957897186     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DTIS.2010.5487552     Document Type: Conference Paper

References (19)

1. Russell I, "Neural Networks Theory and Applications", the Journal of Undergraduate Mathematics and its Applications (UMAP) 14 (1993).
2. Nikolic K, Sadek A and Forshaw, "Fault-tolerant techniques for Nanocomputers", Nanotechnology 13 (2002), 357-362.
3. Kuekes P et al, "Defect-Tolerant Interconnect to Nanoelectronic Circuits: Internally Redundant Demultiplexers Based on Error-Correcting Codes", Nanotechnology 16(2005), 869-882.
4. Yogesh N Joglekar and Stephen J Wolf, "The elusive memristor: properties of basic electrical circuits", European Journal of Physics 30 (2009), 661-675.
5. Snider G, "Self-organized computation with unreliable, memristive nanodevices", Nanotechnology 18 (2007), 365202.
6. Hogg T, Snider G, "Defect-tolerant Logic with Nanoscale Crossbar Circuits", Journal of Electronic Testing 23 Nb 2-3 (2007), 117-129.
7. Philip J, Kuekes P et al, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits", Journal of Applied Physics 97 (2005), 034301.
8. Chen Y et al, "Nanoscale molecular-switch crossbar circuits", Nanotechnology 14 (2003) 462-468.
9. Snider G, Kuekes P, Hogg T., and Stanley Williams R, "Nanoelectronic architectures", Appl. Phys A 80(2005), 1183-1195.
10. Kund M et al, "Conductive bridging RAM (CBRAM): an emerging nonvolatile memory technology scalable to sub 20nm", International Electron Devices Meeting (2005), 754-757.
11. Gilbert et al., "An embeddable multilevelcell solid electrolyte memory array", IEEE J Solid-St Circ 42 (2007), 1383-1391.
12. Morgado Dias F., Antunes A, "A global model for fault tolerance of feedforward neural networks", International Conference on Automation and Information (2008), 272-275.
13. Depledge PG, "fault-tolerant computer systems", IEE proc 128 (1981), 257-72.
14. Von Neumann J., "Probabilistic logics and the synthesis of reliable organisms from unreliable components", Automata Studies (1955), 43-98.
15. Heath J.R., Kuekes P, Snider G S and Stanley Williams R S, "A defect-tolerant computer architecture: opportunities for nanotechnology", Science 280 (1998), 1716-1721.
16. Jo S.H et al, "High-Density Crossbar Arrays Based on a Si Memristive System", Nano Letter 9 (2009), 870-874.
17. Culbertson B et al, "Defect Tolerance on the Teramac Custom Computer", FPGA-Based Custom Computing Machines (1997), 116-123.
18. DeHon A and Naeimi H, "Seven Strategies for Tolerating Highly Defective Fabrication", IEEE Design & Test 22 (2005), 306-315.
19. DeHon A and Wilson M.J, "Nanowire-Based Sublithographic Programmable Logic Arrays", Proc. Int'l Symp. Field Programmable Gate Arrays (2004), 123-132.