A multi-agent framework for thermal aware task migration in many-core systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 20, Issue 10, 2012, Pages 1758-1771

  Ge, Yang ^a   Qiu, Qinru ^a   Wu, Qing ^b  

^a Syracuse University   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

Distributed control; dynamic thermal management; multi agent; prediction; task migration

Indexed keywords

BALANCED WORK-LOAD; DEEP SUBMICROMETER; DISTRIBUTED CONTROL; DISTRIBUTED MANAGEMENT; DYNAMIC THERMAL MANAGEMENT; GLOBAL MANAGEMENT; HOT SPOT; IMPACT SYSTEM; LEAKAGE POWER; LOW COSTS; MANY-CORE; MULTI-AGENT; MULTIAGENT FRAMEWORK; NEAREST NEIGHBORS; RANDOMLY DISTRIBUTED; STATE EXPLOSION; SYSTEM COMPLEXITY; TASK MIGRATION; THERMAL EMERGENCIES; THERMAL HOT SPOTS; THERMAL PROFILES; WORKLOAD BALANCE;

DISTRIBUTED PARAMETER CONTROL SYSTEMS; FORECASTING;

TEMPERATURE CONTROL;

EID: 84864770865     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2011.2162348     Document Type: Article

References (34)

1. Tilera Corporation, San Jose, CA, "Tile processor architecture: Technology brief," 2008. [Online]. Available: http://www.tilera.com/pdf/ ProductBrief-TileArchitecture-Web-v4.pdf
2. I. Aleksander and H. Morton, An Introduction to Neural Computing. London, U.K.: International Thomson Computer Press, 1995.
3. S. Borkar, "Thousand core chips-A technology perspective," in Proc. Design Autom. Conf. (DAC), 2007, pp. 746-749. (Pubitemid 47130064)
4. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural level power analysis and optimizations," in Proc. Int. Symp. Comput. Arch. (ISCA), 2000, pp. 83-94.
5. X. Chen, C. Xu, R. Dick, and Z. Mao, "Performance and power modeling in amulti-programmed multi-core environment," in Proc. Design Autom. Conf. (DAC), 2010, pp. 813-818.
6. J. Choi, C. Cher, H. Franke, H. Hamann, A. Weger, and P. Bose, "Thermal aware task scheduling at the system software level," in Proc. Int. Symp. Low Power Electron. Design, 2007, pp. 213-218. (Pubitemid 350239928)
7. R. Cochran and S. Reda, "Consistent runtime thermal prediction and control through workload phase detection," in Proc. Design Autom. Conf. (DAC), 2010, pp. 62-67.
8. A. Coskun, T. Rosing, and K. Whisnant, "Temperature aware task scheduling in MPSoCs," in Proc. Design Autom. Test Euro. (DATE), 2007, pp. 1659-1664. (Pubitemid 47334202)
9. A. Coskun, T. Rosing, and K. Gross, "Utilizing predictors for efficient thermal management in multiprocessor SoCs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 10, pp. 1503-1516, Oct. 2009.
10. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. Design Autom. Conf., 2001, pp. 684-689. (Pubitemid 32841038)
11. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. Int. Symp. Comput. Arch. (ISCA), 2006, pp. 78-88. (Pubitemid 46016606)
12. T. Ebi, M. Al Faruque, and J. Henkel, "TAPE: Thermal-Aware agentbased power economy for multi/many-core architectures," in Proc. Int. Conf. Comput.-Aided Design (ICCAD), 2009, pp. 302-309.
13. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van DerWijngaart, and T. Mattson, "A 48-Core IA-32 message-passing processor with DVFS in 45 nm CMOS," in Proc. Int. Solid-State Circuits Conf. (ISSCC), 2010, pp. 108-109.
14. J. Hu and R. Marculescu, "Energy-Aware mapping for tile-based NoC architectures under performance constraints," in Proc. Asia South Pacific Design Autom. Conf. (ASP-DAC), 2003, pp. 233-239.
15. W. Huang, M. Stan, K. Sankaranarayanan, R. Ribando, and K. Skadron, "Many-core design from a thermal perspective," in Proc. Design Autom. Conf. (DAC), 2008, pp. 746-749.
16. R. Jayaseelan and T. Mitra, "Dynamic thermal management via architectural adaption," in Proc. Design Autom. Conf. (DAC), 2009, pp. 484-489.
17. L. Ljung, System Identification: Theory for the User (2nd Edition). Upper Saddle River, NJ: Prentice-Hal PTR, 1999.
18. R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote, "Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 1, pp. 3-21, Jan. 2009.
19. P. Michaud, A. Seznec, D. Fetis, Y. Sazeides, and T. Constantinou, "A study of thread migration in temperature-constrained multicores," ACM Trans. Arch. Code Optim. (TACO), vol. 4, no. 2, pp. 9-1-9-28, Jun. 2007.
20. D.Wentzlaff, C. Gruenwald, N. Beckmann, K.Modzelewski, A. Belay, L. Youseff, J.Miller, and A. Agarwal, "A Unified operating system for clouds and manycore: FOS," MIT-CSAIL-TR-2009-059, Nov. 2009.
21. F. Mulas, M. Pittau, M. Buttu, S. Carta, A. Acquaviva, L. Benini, D. Atienza, and G. De Micheli, "Thermal balancing policy for streaming computing on multiprocessor architectures," in Proc. Design Autom. Test Euro. (DATE), 2008, pp. 734-739.
22. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, and G. De Micheli, "Temperature-Aware processor frequency assignment forMPSoCs using convex optimization," in Proc. CODES+ISSS, Sep. 2007, pp. 111-116. (Pubitemid 351203952)
23. V. Nollet, T. Marescaux, and D. Verkest, "Operating system controlled network on chip," in Proc. Design Autom. Conf. (DAC), 2004, pp. 256-259.
24. R. Rao and S. Vrudhula, "Fast and accurate prediction of the steady state throughput of multi-core processors under thermal constraints," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 10, pp. 1559-1572, Oct. 2009.
25. L. Shang, L. Peh, A. Kumar, and N. Jha, "Thermal modeling, characterization and management of on-chip networks," in Proc. Int. Symp. Microarch., 2004, pp. 67-78. (Pubitemid 40927687)
26. S. Sharifi, A. Coskun, and T. Rosing, "Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor," in Proc. Asia South Pacific Design Autom. Conf. (ASPDAC), 2010, pp. 873-878.
27. K. Skadron, M. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-Aware microarchitecture: Modeling and implementation," ACM Trans. Arch. Code Opt., vol. 1, no. 1, pp. 94-125, Mar. 2004.
28. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Lyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-Tile 1.28 TFLOPS network-on-chip in 65 nm CMOS," in Proc. Int. Solid-State Circuits Conf. (ISSCC), 2007, pp. 98-589.
29. Y. Wang, K. Ma, and X. Wang, "Temperature-constrained power control for chip multiprocessors with online model estimation," in Proc. Int. Symp. Comput. Arch. (ISCA), 2009, pp. 314-324.
30. J.Wawrzynek, D. Patterson, M. Oskin, S. Lu, C. Kozyrakis, J. Hoe, D. Chiou, and K. Asanovic, "RAMP: Research accelerator for multiple processors," IEEE Micro, vol. 27, no. 2, pp. 46-57, Aug. 2007. (Pubitemid 47322500)
31. I. Yeo, C. Liu, and E. Kim, "Predictive dynamic thermal management for multicore systems," in Proc. Design Autom. Conf. (DAC), 2008, pp. 734-739.
32. F. Zanini, D. Atienza, and G. De Micheli, "A control theory approach for thermal balancing of MPSoC," in Proc. Asia South Pacific Design Autom. Conf. (ASPDAC), 2009, pp. 37-42.
33. S. Liu, J. zhang, Q. Wu, and Q. Qiu, "Thermal-Aware job allocation and scheduling for three dimensional chip multiprocessor," in Proc. Int. Symp. Quality Electron. Design (ISQED), 2010, pp. 390-398.
34. Y. Ge, P. Malani, and Q. Qiu, "Distributed task migration for thermal management in many-core systems," in Proc. Design Autom. Conf. (DAC), 2010, pp. 579-584.