Dynamic thermal management via architectural adaptation

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 484-489

  Jayaseelan, Ramkumar ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Architecture adaptation; Dynamic thermal management

Indexed keywords

COMPUTER AIDED DESIGN; DYNAMIC FREQUENCY SCALING; DYNAMICS; THERMAL MANAGEMENT (ELECTRONICS); WAVE FUNCTIONS;

ARCHITECTURAL PARAMETERS; ARCHITECTURE ADAPTATION; DYNAMIC THERMAL MANAGEMENT; INSTRUCTION LEVEL PARALLELISM; MANAGEMENT FRAMEWORKS; PERFORMANCE DEGRADATION; PERFORMANCE PREDICTION MODELS; PROCESSOR TEMPERATURES;

TEMPERATURE CONTROL;

EID: 70350712434     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1630038     Document Type: Conference Paper

References (18)

1. Matlab Neural Network Toolbox. www.mathworks.com/access/helpdesk/ help/pdf-doc/nnet/nnet.pdf.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2), 2002.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-level Power Analysis and Optimizations. In ISCA 2000.
4. A. Buyuktosunoglu et al. A Circuit Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors. In GLSVLSI, 2001.
5. J. Choi et al. Thermal-aware task scheduling at the system software level. In ISLPED 2007.
6. A. Cohen et al. On Estimating Optimal Performance of CPU Dynamic Thermal Management. IEEE Computer Architecture Letters, 2, 2003.
7. H. Hanson et al. Thermal response to DVFS: Analysis with an Intel Pentium M. In ISLPED 2007.
8. H. Jung, P. Rong, and M. Pedram. Stochastic modeling of a thermally-managed multi-core system. In DAC 2008.
9. T. S. Karkhanis and J. E. Smith. A First-Order Superscalar Processor Model. In ISCA 2004.
10. A. Kumar et al. HybDTM: A Coordinated Hardware-Software Approach for Dynamic Thermal Management. In DAC 2006.
11. E. Perelman, G. Hamerly, and B. Calder. Picking Statistically Valid and Early Simulation Points. In PACT 2003.
12. D. Ponomarev, G. Kucuk, and K. Ghose. Reducing Power Requirements of Instruction Scheduling through Dynamic Allocation of Multiple Datapath Resources. In MICRO 2001.
13. R. Rao, S. Vrudhula, and K. Berezowski. Analytical results for design space exploration of multi-core processors employing thread migration. In ISLPED 2008.
14. N. N. Schraudolph. A Fast, Compact Approximation of the Exponential Function. In Technical Report INDISA-07-98.
15. K. Skadron. Hybrid Architectural Dynamic Thermal Management. In DATE 2004.
16. K. Skadron et al. Temperature-aware Microarchitecture: Modeling and Implementation. ACM TACO, 1(1), 2004.
17. J. Srinivasan and S. V. Adve. Predictive Dynamic Thermal Management for Multimedia Applications. In ICS 2003.
18. X. Zhou, C. Yu, and P. Petrov. Compiler-driven register re-assignment for register file power-density and temperature reduction. In DAC 2008.