Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 873-878

  Sharifi, Shervin ^a   Coskun, Ayse Kivilcim ^b   Rosing, Tajana Simunic ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b BOSTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED MULTIPROCESSORS; ENERGY CONSUMPTION; HETEROGENEOUS MULTIPROCESSOR SYSTEMS; HYBRID DYNAMICS; JOB SCHEDULING; LOAD-BALANCING; NONUNIFORM TEMPERATURE; PERFORMANCE CHARACTERISTICS; POWER DENSITIES; SCALING DYNAMICALLY; TEMPERATURE GRADIENT; THERMAL HOT SPOTS; THERMAL IMBALANCE; THERMAL MANAGEMENT;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ENERGY EFFICIENCY; ENERGY POLICY; MICROPROCESSOR CHIPS;

MULTIPROCESSING SYSTEMS;

EID: 77951221739     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419681     Document Type: Conference Paper

References (34)

1. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. "Network-oriented full-system simulation using M5." CAECW, 2003.
2. P. Bose. "Power-efficient microarchitectural choices at the early design stage." Keynote Address, PACS, 2003.
3. D. Brooks, V. Tiwari, and M. Martonosi. "Wattch: a framework for architectural-level power analysis and optimizations." ISCA, 2000.
4. J. Choi, et. al. "Thermal-aware task scheduling at the system software level." ISLPED, 2007.
5. A. K. Coskun, T. Rosing, and K. Whisnant. "Temperature aware task scheduling in MPSoCs." DATE, 2007.
6. J. Donald and M. Martonosi. "Techniques for multicore thermal management: Classification and new exploration." ISCA, 2006.
7. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. "Heat-and-Run: leveraging SMT and CMP to manage power density through the operating system." ASPLOS, 2004.
8. C. Isci, G. Contreras, and M. Martonosi. "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management." MICRO 39, 2006.
9. Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
10. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. "Single-isa heterogeneous multi-core architectures for multi-threaded workload performance." ISCA, 2004.
11. C. J. Lasance. "Thermally driven reliability issues in microelectronic systems: status-quo and challenges." Microelectronics Reliability, 43:1969-1974, 2003.
12. A. S. Leon et al., "A Power-Efficient High-Throughput 32-Thread SPARC Processor," IEEE JSSCC, vol.42, no.1, Jan. 2007
13. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, L. Benini, and G. D. Micheli. "Temperature control of high-performance multi-core platforms using convex optimization." DATE, 2008.
14. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. "Temperature-aware microarchitecture." ISCA, 2003.
15. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. Technical Report HPL-2006-2086, HP Laboratories Palo Alto, 2006.
16. M. Pedram and S. Nazarian, "Thermal modeling, analysis, and management in VLSI circuits: Principles and Methods," Proc. of IEEE, Special Issue on Thermal Analysis of ULSI, Vol. 94, No. 8, pp. 1487-1501, 2006.
17. C.-H., Lim, W., Daasch, AND G. Cai, "A thermal-aware superscalar microprocessor." ISQED, 2002.
18. S. Ghiasi and D. Grunwald, "Design Choices for Thermal Control in Dual-Core Processors," Workshop on Complexity-Effective Design, 2004.
19. E. Rohou and M. Smith, "Dynamically managing processor temperature and power," Workshop on Feedback directed optimization, November 1999.
20. J. Donald and M. Martonosi. "Leveraging Simultaneous Multithreading for Adaptive Thermal Control." Workshop on Temperature-Aware Computer Systems, 2005.
21. S. Heo, K. Barr, and K. Asanovic. "Reducing power density through activity migration," ISLPED, pp. 217-222, 2003.
22. M.D. Powell, E. Schuchman, and T.N. Vijaykumar, "Balancing resource utilization to mitigate power density in processor pipelines," MICRO'38, 2005.
23. M. R. Guthaus, et. al., "MiBench: A free, commercially representative embedded benchmark suite." IEEE Annual Workshop on Workload Characterization, 2001.
24. Rakesh Kumar, et. al., "Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures," Computer Architecture Letters, Volume 2, Apr. 2003
25. Michela Becchi and Patrick Crowley. "Dynamic thread assignment on heterogeneous multiprocessor architectures." Journal of Instruction-Level Parallelism, Vol. 10, pp. 1-26, June 2008.
26. S. Gunther, et. al., "Managing the impact of increasing microprocessor power consumption." Intel Technology Journal. 2001.
27. M. Datta, T. Osaka, J. W. Schultze, Microelectronics Packaging, CRC Press. 2005.
28. N.R. Satish, K. Ravindran, and K. Keutzer. "Scheduling task dependence graphs with variable task execution times onto heterogeneous multiprocessors." International Conference on Embedded Software, 2008.
29. B. Vandevelde, et. al., "Characterization of the polymer stud grid array (PSGA), A lead free CSP for high performance and high reliable packaging", SMTA, 2001.
30. P. D'Alberto, M. Puschel and F. Franchetti, "Performance/energy optimization of DSP transforms on the XScale processor." HIPEAC, 2007.
31. K. Choi, R. Soma, and M. Pedram. "Dynamic voltage and frequency scaling based on workload decomposition." ISLPED 2004.
32. A. Shrivastava, E. Earlie , N. Dutt , Alex Nicolau, "Aggregating processor free time for energy reduction," CODES-ISSS, 2005.
33. Intel PXA270 processor, electrical, mechanical and thermal specification data sheet. http://www.intel.com
34. T. Sato, et. al., "On-chip thermal gradient analysis and temperature flattening for SoC design", ASP-DAC, 2005