A Study of Thread Migration in Temperature-Constrained Multicores

ACM Transactions on Architecture and Code Optimization

Volumn 4, Issue 2, 2007, Pages 9-

  Michaud, Pierre ^a   Seznec, Andr´e ^a   Fetis, Damien ^a   Sazeides, Yiannakis ^b   Constantinou, Theofanis ^b  

^a CAMPUS DE BEAULIEU   (France)

^b UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

Management; Multicore processor; Performance; Power density; Reliability; Temperature; Thermal management; Thread migration

Indexed keywords

EID: 70350070335     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1250727.1250729     Document Type: Article

References (31)

1. Clabes, J., Friedrich, J., Sweet, M., Dilullo, J., Chu, S., Plass, D., Dawson, J., Muench, P., Powell, L., Floyd, M., Sinharoy, B., Lee, M., Goulet, M., Wagoner, J., Schwartz, N., Runyon, S., Gorman, G., Restle, P., Kalla, R., Mcgill, J., and Dodson, S. 2004. Design and implementation of the POWER5 microprocessor. In Proceedings of the 41st Design Automation Conference.
2. Constantinou, T., Sazeides, Y., Michaud, P., Fetis, D., and Seznec, A. 2005. Performance implications of single thread migration on a chip multi core. ACM SIGARCH Computer Architecture News 33, 4 (Nov.), 80-91.
3. Eden, A. and Mudge, T. 1998. The YAGS branch prediction scheme. In Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture.
4. Felter, W., Rajamani, K., Keller, T., and Rusu, C. 2005. A performance-conserving approach for reducing peak power consumption in server systems. In Proceedings of the 19th ACM International Conference on Supercomputing.
5. Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal 5, 1 (Feb.).
6. Hasan, J., Jalote, A., Vijaykumar, T., and Brodley, C. 2005. Heat stroke : power-density-based denial of service in SMT. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture.
7. Heo, S., Barr, K., and Asanovic, K. 2003. Reducing power density through activity migration. In Proceedings of the International Symposium on Low Power Electronics and Design.
8. INTEL. 2004. Intel Pentium 4 processor on 90nm process thermal and mechanical design guidelines. Document 300564.
9. ITRS. 2004. International technology roadmap for semiconductors. http://www.itrs.net.
10. Jacobson, H., Bose, P., Hu, Z., Eickemeyer, R., Eisen, L., Griswell, J., Buyuktosunoglu, A., Zyuban, V., Logan, D., Sinharoy, B., and Tendler, J. 2005. Stretching the limits of clock-gating efficiency in server-class processors. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture.
11. Kim, N., Flautner, K., Blaauw, D., and Mudge, T. 2004. Single-Vdd and single-Vt super-drowsy techniques for low-leakage high-performance instruction caches. In Proceedings of the International Symposium on Low Power Electronics and Design.
12. Kongetira, P., Aingaran, K., and Olukotun, K. 2005. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro 25, 2 (Mar.), 21-29.
13. Lim, C., Daasch, W., and Cai, G. 2002. A thermal-aware superscalar microprocessor. In Proceedings of the International Symposium on Quality Electronic Design.
14. Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V. J., and Hazelwood, K. 2005. Pin : building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN conference on Programming Language Design and Implementation.
15. Michaud, P. and Sazeides, Y. 2006. Scheduling issues on thermally constrained processors. Tech. Rep. PI-1822, IRISA. Also published as INRIA report RR-6006.
16. Michaud, P., Sazeides, Y., Seznec, A., Constantinou, T., and Fetis, D. 2005. An analytical model of temperature in microprocessors. Tech. Rep. PI-1760, IRISA. Also published as INRIA report RR-5744.
17. Moore, J., Sharma, R., Shih, R., Chase, J., Patel, C., and Ranganathan, P. 2004. Going beyond CPUs: The potential for temperature-aware data centers. In Proceedings of the First Workshop on Temperature-Aware Computer Systems.
18. Naffziger, S., Stackhouse, B., and Grutkowski, T. 2005. The implementation of a 2-core multithreaded Itanium-family processor. In IEEE International Solid-State Circuits Conference Digest of Technical Papers.
19. Nil, K., Makino, H., Tujihashi, Y., Morishima, C., Hayakawa, Y., Nunogami, H., Arakawa, T., and Hamano, H. 1998. A low power SRAM using auto-backgate-controlled MT-CMOS. In Proceedings of the International Symposium on Low Power Electronics and Design.
20. Pham, D., Behnen, E., Bolliger, M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Le, B., Masubuchi, Y., Posluszny, S., Riley, M., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S. Michaud, Wendel, D., and Yazawa, K. 2005. The design methodology and implementation of a firstgeneration CELL processor: A multi-core SoC. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference.
21. Poirier, C., Mcgowen, R., Bostak, C., and Naffziger, S. 2005. Power and temperature control on a 90nm Itanium-family processor. In EEE International Solid-State Circuits Conference Digest of Technical Papers.
22. Powell, M., Gomaa, M., and Vijaykumar, T. 2004. Heat-and-run: leveraging SMT and CMP to manage power density through the operating system. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems.
23. Rohou, E. and Smith, M. 1999. Dynamically managing processor temperature and power. In Proceedings of the 2nd Workshop on Feedback-Directed Optimization.
24. Rotem, E., Naveh, A., Moffie, M., and Mendelson, A. 2004. Analysis of thermal monitor features of the Intel Pentium M processor. In First Workshop on Temperature-Aware Computer Systems.
25. Samson, E., Machiroutu, S., Chang, J.-Y., Santos, I., Hermerding, J., Dani, A., Prasher, R., and Song, D. 2005. Interface material selection and a thermal management technique in second-generation platforms built on Intel Centrino Mobile Technology. Intel Technology Journal 9, 1 (Feb.).
26. Schmidt, R., Cruz, E., and Lyengar, M. 2005. Challenges of data center thermal management. IBM Journal of Research and Development 49, 4/5 (July), 533-539.
27. Shayesteh, A., Kursun, E., Sherwood, T., Sair, S., and Reinman, G. 2005. Reducing the latency and area cost of core swapping through shared helper engines. In Proceedings of the International Conference on Computer Design.
28. Skadron, K., Stan, M., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D. 2003. Temperature-aware microarchitecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture.
29. Srinivasan, J. and Adve, S. 2005. The importance of heat-sink modeling for DTM. In Proceedings of the 4th Annual Workshop on Duplicating, Deconstructing, and Debunking.
30. Tendler, J., Dodson, J., Field, J., Le, H., and Sinharoy, B. 2002. POWER4 system architecture. IBM Journal of Research and Development 46, 1 (Jan.).
31. Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE Journal of Solid-State Circuits 38, 11 (Nov.), 1838-1845.