DAFT: Decoupled acyclic fault tolerance

International Journal of Parallel Programming

Volumn 40, Issue 1, 2012, Pages 118-140

  Zhang, Yun ^a   Lee, Jae W ^a   Johnson, Nick P ^a   August, David I ^a  

^a Princeton University   (United States)

Author keywords

Compiler; Fault tolerance; Speculation

Indexed keywords

COMPILER; CRITICAL PATHS; EVALUATION RESULTS; FAULT COVERAGES; HARDWARE EXTENSION; HARDWARE MODULES; LLVM COMPILERS; LOW COSTS; MEMORY EFFICIENT; MEMORY USAGE; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; NOISE MARGINS; PROGRAM POINTS; REDUNDANT MULTITHREADING; REGISTER PRESSURE; SOFTWARE TECHNIQUES; SPECULATION; TRANSIENT FAULTS; TRANSIENT-FAULT DETECTION; TRANSISTOR COUNT; VOLTAGE LEVELS;

FAULT DETECTION; FAULT TREE ANALYSIS; MULTICORE PROGRAMMING; MULTITASKING; POWER QUALITY; PROGRAM COMPILERS;

FAULT TOLERANCE;

EID: 84863053976     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-011-0183-4     Document Type: Article

References (39)

1. Hareland, S.; Maiz, J.; Alavi, M.; Mistry, K.; Walsta, S.; Dai, C.: Impact of CMOS Scaling and SOI on Software Error Rates of Logic Processes. VLSI Technology Digest of Technical Papers (2001)
2. R.C. Baumann 2001 Soft errors in advanced semiconductor devices-part I: the three radiation sources IEEE Trans. Device Mater. Reliab. 1 1 17 22 10.1109/7298.946456 (Pubitemid 33778193)
3. T.J. O'Gorman J.M. Ross A.H. Taber J.F. Ziegler H.P. Muhlfeld I.C.J. Montrose H.W. Curtis J.L. Walsh 1996 Field testing for cosmic ray soft errors in semiconductor memories IBM J. Res. Dev. 40 41 49 10.1147/rd.401.0041 (Pubitemid 126561436)
4. Reis, G.A.; Chang, J.; August, D.I.; Cohn, R.; Mukherjee, S.S.: Configurable transient fault detection via dynamic binary translation. In: Proceedings of the 2nd Workshop on Architectural Reliability (2006)
5. Segura J.; Hawkins C.F.: CMOS Electronics: How It Works, How It Fails. Wiley-IEEE Press, New York (2004)
6. Baumann, R.C.: Soft errors in commercial semiconductor technology: overview and scaling trends. In: IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals, pp. 121-01.1-121-01.14 (2002)
7. S.E. Michalak K.W. Harris N.W. Hengartner B.E. Takala S.A. Wender 2005 Predicting the number of fatal soft errors in Los Alamos national labratory's ASC Q computer IEEE Trans. Device Mater. Reliab. 5 3 329 335 10.1109/TDMR.2005.855685 (Pubitemid 43003054)
8. A. Mahmood E.J. McCluskey 1988 Concurrent error detection using watchdog processors-a survey IEEE Trans. Comput. 37 2 160 174 10.1109/12.2145 (Pubitemid 18596597)
9. T.J. Slegel R.M. Averill III M.A. Check B.C. Giamei B.W. Krumm C.A. Krygowski W.H. Li J.S. Liptay J.D. MacDougall T.J. McPherson J.A. Navarro E.M. Schwarz K. Shum C.F. Webb 1999 IBM's S/390 G5 microprocessor design IEEE Micro 19 12 23 10.1109/40.755464
10. Y. Yeh 1996 Triple-triple redundant 777 primary flight computer Proc. IEEE Aeros. Appl. Conf. 1 293 307 10.1109/AERO.1996.495891
11. Yeh, Y.: Design considerations in Boeing 777 fly-by-wire computers. In: Proceedings of the Third IEEE International High-Assurance Systems Engineering Symposium, pp. 64-72 (November 1998)
12. Horst, R.W.; Harris, R.L.; Jardine, R.L.: Multiple instruction issue in the nonstop cyclone processor. In: Proceedings of the 17th International Symposium on Computer Architecture, pp. 216-226 (May 1990)
13. Ando, H.; Yoshida, Y.; Inoue, A.; Sugiyama, I.; Asakawa, T.; Morita, K.; Muta, T.; Motokurumada, T.; Okada, S.; Yamashita, H.; Satsukawa, Y.; Konmoto, A.; Yamashita, R.; Sugiyama, H.: A 1.3GHz Fifth Generation SPARC64 Microprocessor. International Solid-State Circuits Conference (2003)
14. Reinhardt, S.K.; Mukherjee, S.S.: Transient fault detection via simultaneous multithreading. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 25-36, ACM Press (2000)
15. Wang, C.; Kim, H.-S.; Wu, Y.; Ying, V.: Compiler-managed software-based redundant multi-threading for transient fault detection. In: CGO '07: Proceedings of the International Symposium on Code Generation and Optimization, pp. 244-258, IEEE Computer Society, Washington, DC, USA (2007)
16. Reis, G.A.; Chang, J.; Vachharajani, N.; Rangan, R.; August, D.I.: SWIFT: software implemented fault tolerance. In: Proceedings of the 3rd International Symposium on Code Generation and Optimization (March 2005)
17. Shye, A.; Moseley, T.; Reddi, V.J.; Blomstedt, J.; Connors, D.A.: Using process-level redundancy to exploit multiple cores for transient fault tolerance. In: International Conference on Dependable Systems and Networks, IEEE Computer Society, Los Alamitos, CA, USA (2007)
18. Rotenberg, E.: AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In: Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p. 84, IEEE Computer Society (1999)
19. S.S. Mukherjee M. Kontz S.K. Reinhardt 2002 Detailed design and evaluation of redundant multithreading alternatives SIGARCH Comput. Archit. News 30 2 99 110 10.1145/545214.545227 (Pubitemid 34691854)
20. Weaver, C.; Emer, J.; Mukherjee, S.S.; Reinhardt, S.K.: Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor. In: Proceedings of the 31st Annual International Symposium on Computer Architecture (2004)
21. Vijaykumar, T.N.; Pomeranz, I.; Cheng, K.: Transient-fault recovery using simultaneous multithreading. In: The 29th Annual International Symposium on Computer Architecture, pp. 87-98, IEEE Computer Society (2002) (Pubitemid 34691853)
22. N. Oh P.P. Shirvani E.J. McCluskey 2002 Error detection by duplicated instructions in super-scalar processors IEEE Trans. Reliab. 51 63 75 10.1109/24.994913 (Pubitemid 34630924)
23. Gomaa, M.; Scarbrough, C.; Vijaykumar, T.N.; Pomeranz, I.: Transient-fault recovery for chip multiprocessors. In: Proceedings of the 30th annual international symposium on Computer architecture, pp. 98-109. ACM Press (2003)
24. Reis, G.A.; Chang, J.; Vachharajani, N.; Rangan, R.; August, D.I.; Mukherjee, S.S.: Design and evaluation of hybrid fault-detection systems. In: Proceedings of the 32th Annual International Symposium on Computer Architecture, pp. 148-159 (June 2005) (Pubitemid 41543437)
25. A. Avizienis 1985 The N-version approach to fault-tolerant software IEEE Trans. Softw. Eng. 11 1491 1501 10.1109/TSE.1985.231893
26. Berger, E.D.; Zorn, B.G.: DieHard: probabilistic memory safety for unsafe languages. In: Proceedings of the ACM SIGPLAN '06 Conference on Programming Language Design and Implementation (June 2006)
27. S.S. Brilliant J.C. Knight N.G. Leveson 1990 Analysis of faults in an N-version software experiment IEEE Trans. Softw. Eng. 16 2 238 247 10.1109/32.44387 (Pubitemid 20666035)
28. Novark, G.; Berger, E.D.; Zorn, B.G.: Exterminator: automatically correcting memory errors with high probability. In: PLDI '07: Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, pp. 1-11. ACM, New York, NY, USA (2007) (Pubitemid 47630671)
29. James, W.D.; Jr, J.E.L.: A user-level checkpointing library for POSIX threads programs. In: The Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (1999)
30. Whisnant, K.; Kalbarczyk, Z.; Iyer, R.K.: Micro-checkpointing: checkpointing for multithreaded applications. In: Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW), IEEE Computer Society, Washington, DC, USA (2000)
31. Rieker, M.; Ansel, J.: Transparent user-level checkpointing for the native POSIX thread library for Linux. In: International Conference on Parallel and Distributed Processing Techniques and Applications (2006)
32. Vachharajani, N.; Rangan, R.; Raman, E.; Bridges, M.J.; Ottoni, G.; August, D.I.: Speculative Decoupled Software Pipelining. In: PACT '07: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, pp. 49-59. IEEE Computer Society, Washington, DC, USA (2007)
33. ISO/IEC 9899-1999 Programming Languages - C, Second Edition (1999)
34. Jablin, T.B.; Zhang, Y.; Jablin, J.A.; Huang, J.; Kim, H.; August, D.I.: Liberty queues for EPIC architectures. In: Proceedings of the 8th Workshop on Explicitly Parallel Instruction Computing Techniques (April 2010)
35. Lattner, C.; Adve, V.: LLVM: A compilation framework for lifelong program analysis & transformation. In: CGO '04: Proceedings of the International Symposium on Code Generation and Optimization, p. 75. IEEE Computer Society, Washington, DC, USA (2004)
36. J. Ferrante K.J. Ottenstein J.D. Warren 1987 The program dependence graph and its use in optimization ACM Trans. Program. Lang. Syst. 9 319 349 10.1145/24039.24041 0623.68012 (Pubitemid 17641083)
37. Ottoni, G.; Rangan, R.; Stoler, A.; August, D.I.: Automatic thread extraction with decoupled software pipelining. In: MICRO '05: Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 105-118, IEEE Computer Society, Washington, DC, USA (2005)
38. Luk, C.-K.; Cohn, R.; Muth, R.; Patil, H.; Klauser, A.; Lowney, G.; Wallace, S.; Reddi, V.J.; Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, PLDI '05, pp. 190-200. ACM, New York, NY, USA (2005)
39. D. Walker L. Mackey J. Ligatti G.A. Reis D.I. August 2006 Static typing for a faulty lambda calculus SIGPLAN Not. 41 9 38 49 10.1145/1160074.1159809 (Pubitemid 44642853)