Compiler-managed software-based redundant multi-threading for transient fault detection

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 244-256

  Wang, Cheng ^a   Kim, Ho Seop ^a   Wu, Youfeng ^a   Ying, Victor ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; DATA COMMUNICATION EQUIPMENT; OPTIMIZATION; PROGRAM COMPILERS;

CHIP MULTI-PROCESSORS (CMP); HARDWARE-BASED REDUNDANT MULTI-THREADING (HRMT);

SOFTWARE ENGINEERING;

EID: 34547655973     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.7l     Document Type: Conference Paper

References (29)

1. R. Baumann. Soft-Errors in Commercial Semiconductor Technology: Overview and Scaling Trends. IEEE 2002 Reliability Physics Symposium, Tutorial Notes, Reliability Fundamentals, IEEE press, 2002.
2. E. Borin, C. Wang, Y. Wu, G. Araujo, Software-Based Transparent and Comprehensive Control-Flow Error Detection. In Proceedings of the Fourth Annual International Symposium on Code Generation and Optimization, 2005.
3. C. Constantinescu. Trends and Challenges in VLSI Circuit Reliability. IEEE Micro, 23(4), 14-19, July 2003.
4. J. Dugan and M. Lyu. System Reliability Analysis of N-version Programming Application. IEEE Transactions on Reliability, 43(4), 513-519, Dec. 1994.
5. H. Ando, et al. A 1.3-GHZ Fifth-Generation SPARC64 Microprocessors. IEEE Journal of Solid-State Circuits Conference, 38(11), 1896-1905, Nov. 2003.
6. M. Gomaa, C. Scarbrough. T. N. Vijaykumar, and I. Pomeranz. Transient-Fault Recovery for Chip Multiprocessors. In Proceeding of the 30th Annual International Symposium on Computer Architecture, 2003.
7. A. KleinOsowski and D.J. Lilja. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters, 1, June 2002.
8. R. Lo, F. Chow, R. Kennedy, S.-M. Liu, and P. Tu. Register Promotion by Sparse Partial Redundancy Elimination of Loads and Stores. In Proceeding of ACM SIGPLAN Conference on Programming Language Design and Implementation, 1998.
9. S. S. Mukherjee. M. Kontz, and S. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.
10. P. Murray, R. Fleming, P. Harry, and P. Vickers. Somersault Software Fault-Tolerance. HP Labs whitepaper, 1998.
11. G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic Thread Extraction with Decoupled Software Pipelining. In Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, 2005.
12. S. Reinhardt and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
13. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. Mukherjee. Design and Evaluation of Hybrid Fault-Detection Systems. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, 2005.
14. P. Shivakumar, M. Kisler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft-Error Rate of Combinational Logic. In Proceedings of the 2002 International Conference on Dependable Systems and Networks, June 2002.
15. J.-Y. Tsai, E. Ness, and P.-C. Yew. The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation. In Proceedings of International Conference on Parallel Architecture and Compiler Techniques, 1996.
16. T. N. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-Fault Recovery Using Simultaneous Multithreading. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
17. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. August. SWIFT: Software Implemented Fault Tolerance. In Proceedings of the 3rd International Symposium on Code Generation and Optimization, March 2005.
18. C. K. Luk, R. Cohn, R. Muth, H, Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi and K. Hazelwood. Pin: Building customized Program Analysis Tools with Dynamic Instrumentation. In Proceeding of ACM SIGPLAN Conference on Programming Language Design and Implementation, 2005
19. R. Shetty, M. Kharbutli, Y. Solihin, and M. Prvulovic, "HeapMon: A helper-thread approach to programmable, automatic, and low-overhead memory bug detection," IBM Journal of Research and Development issue 50-2/3, 2006.
20. S. S. Mukherjee, J. Emer, and S. K. Reinhardt. "The Soft-Error problem: an architectural perspective." In Proceedings of the 11th International Conference on High-Performance Computer Architecture, pages 243-247, 2005.
21. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proceedings of the 2004 International Conference on Dependendable Systems and Networks, pages 61-72, June 2004.
22. IBM Corp, "Intel processor-based servers: x445", http://www-03.ibm.com/servers/eserver/xseries/x445.html
23. S.J. Eggers; Emer, J.S.; Leby, H.M.; Lo, J.L.; Stamm, R.L.; Tullsen, D.M.; "Simultaneous multithreading: a platform for next-generation processors," IEEE Micro, Volume 17, Issue 5, Sept.-Oct. 1997 Page(s):12-19
24. C. Wang and Y. Wu, "Efficient Software Queue with Delayed Buffering and Lazy Synchronization", US patent pending
25. nd International Symposium on Computer Architecture, June 2005.
26. N. J. Wang and S. J. Patel. ReStore: Symptom based soft error detection in microprocessors. International Conference on Dependable Systems and Networks, June 2005
27. th International Conference on Architectural Support for Programming Languages and Operating Systems. Oct. 2006
28. th International Conference on Architectural Support for Programming Languages and Operating Systems. Oct. 2006
29. th Annual IEEE/ACM International Symposium on Microarchitecture 2006.