On rewiring and simplification for canonicity in threshold logic circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2011, Pages 396-403

  Kuo, Pin Yi ^a   Wang, Chun Yao ^a   Huang, Ching Yi ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN LOGIC; LOGIC REPRESENTATION; MULTI-LEVEL; SYNTHESIS ALGORITHMS; THRESHOLD NETWORKS;

ALGORITHMS; ARTS COMPUTING; COMPUTER AIDED LOGIC DESIGN; DESIGN; ELECTRIC RECTIFIERS; LOGIC GATES; THRESHOLD LOGIC;

LOGIC CIRCUITS;

EID: 84862935250     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2011.6105360     Document Type: Conference Paper

References (33)

1. M. J. Avedillo and J. M. Quintanaa, "A Threshold Logic Synthesis Tool for RTD Circuits," in Proc. European Symp. on Digital System Design, Sep. 2004, pp. 624-627.
2. M. J. Avedillo, J. M. Quintana, H. Pettenghi, P. M. Kelly, and C. J. Thompson, "Multi-Threshold Threshold Logic Circuit Design Using Resonant Tunnelling Devices," Electron. Lett., vol. 39, no. 21, Oct. 2003, pp 1502-1504.
3. M. J. Avedillo, J. M. Quintana, A. Rueda, and E. JimCnez, "Low-Power CMOS Threshold-Logic Gate," Electron. Lett., vol. 31, no. 35, Dec. 1995, pp. 2157-2159.
4. V. Beiu, J. M. Quintana, and M. J. Avedillo, "VLSI Implementations of Threshold Logic-a Comprehensive Survey," in Tutorial at Int. Joint Conf. Neural Networks, 2003.
5. Berkeley Logic Synthesis and Verification Group, "SIS: Synthesis of both synchronous and asynchronous sequential circuits," http://embedded.eecs.berkeley.edu/pubs/downloads/sis
6. P. Celinski, J. F. Lopez, S. Al-Sarawi, and D. Abbott, "Low Power, High Speed, Charge Recycling CMOS Threshold Logic Gate," Electron. Lett., vol. 37, Aug. 2001, pp. 1067-1069.
7. S.-C. Chang, K.-T. Cheng, N.-S Woo, and M. Marek-Sadowska, "Postlayout Logic Restructuring Using Alternative Wires," IEEE Trans. Computer-Aided Design, vol. 16, pp. 587-596, June 1997.
8. S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, "Perturb and Simplify: Multilevel Boolean Network Optimizer," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1494-1504, Dec. 1996.
9. K. J. Chen, K. Maezawa, and M. Yamamoto, "InP-Based High-Performance Monostable-Bistable Transition Logic Elements (MOBILE's) Using Integrated Multiple-Input Resonant-Tunneling Devices," IEEE Eletron Device Letters, vol. 17, pp.127-129, Mar. 1996.
10. Y.-C. Chen, S. Eachempati, C.-Y. Wang, S. Datta, Y. Xie, and V. Narayanan, "Automated Mapping for Reconfigurable Single-Electron Transistor Arrays," IEEE Design Automation Conf., 2011, pp. 878-883.
11. Y.-C. Chen and C.-Y. Wang, "An Improved Approach for Alternative Wires Identification," in Proc. Int. Conf. Computer Design, 2005, pp. 711-716.
12. Y.-C. Chen and C.-Y. Wang, "Fast Detection of Node Mergers Using Logic Implications," in Proc. Int. Conf. on Computer-Aided Design, 2009, pp. 785-788.
13. Y.-C. Chen and C.-Y. Wang, "Node Addition and Removal in the Presence of Don't Cares," in Proc. Design Automation Conf., 2010, pp. 505-510.
14. Y.-C. Chen and C.-Y. Wang, "Fast Node Merging With Don't Cares Using Logic Implications," IEEE Trans. Computer-Aided Design, vol. 29, pp. 1827-1832, Nov. 2010.
15. M. L. Dertouzos, "Threshold Logic: A Synthesis Approach". Cambridge, MA: M.I.T. Press, 1965.
16. D. Goldharber-Gordon, M. S. Montemerlo, J. C. Love, G. J. Opiteck, and J. C. Ellenbogen. "Overview of Nanoelectronic Devices," in Proc IEEE, vol. 85, no. 4, pp. 521-540, Jan. 1997.
17. T. Gowda and S. Vrudhula, "Decomposition Based Approach for Synthesis of Multi-Level Threshold Logic Circuits," in Proc. Asia and South Pacific Design Automation Conf., 2008, pp. 125-130.
18. T. Gowda, S. Vrudhula, and G. Konjevod, "A Non-ILP Based Threshold Logic Synthesis Methodology," in Proc. International Workshop on Logic and Synthesis, 2007, pp. 222-229.
19. T. Gowda, S. Vrudhula, and G. Konjevod, "Combinational Equivalence Checking for Threshold Logic Circuits," in Proc. Great Lake Symp. VLSI, March 2007, pp. 102-107.
20. P. Gupta, R. Zhang, and N. K. Jha, "Automatic Test Generation for Combinational Threshold Logic Networks," IEEE Trans. Computer-Aided Design, vol. 16, pp.1035-1045, Aug. 2008.
21. Z. Kohavi, "Switching and Finite Automata Theory". New York, NY: McGraw-Hill, 1978.
22. C. Lageweg, S. Cotofana, and S. Vassiliadis, "A Linear Threshold Gate Implementation in Single Electron Technology," in Proc. IEEE Coput. Soc. Workshop VLSI, 2001, pp. 93-98.
23. C.-C. Lin and C.-Y. Wang, "Rewiring Using IRredundancy Removal and Addition," in Proc. Design, Automation and Test in Europe, 2009, pp. 324-327.
24. S. Muroga, "Threshold Logic and its Applications". New York, NY: John Wiley, 1971.
25. A. Mishchenko, S. Chatterjee, and R. Brayton, "DAG-Aware AIG Rewriting: A Fresh Look at Combinational Logic Synthesis," in Proc. Design Automation Conf., 2006, pp. 532-536.
26. K. Maezawa, H. Matsuzaki, M. Yamamoto, and T. Otsuji, "High-Speed and Low-Power Operation of A Resonant Tunneling Logic Gate MOBILE," IEEE Eletron Device Letters, vol. 19, pp.80-82, March 1998.
27. C. Pacha, P. Glosekotter, K. Goser, W. Prost, U. Auer, and F. Tegude, "Resonant Tunneling Device Logic Circuit," Dortmund/Gerhard-Mercator University of Duisburg, Germany, Tech. Rep., July 1999.
28. M. Perkowski and A. Mishchenko, "Logic Synthesis for Regular Fabric Realized in Quantum Dot Cellular Automata," in Proc. Int. J. Multiple-Valued Logic and Soft Comput., 2004, pp. 768-773.
29. G. E. Sobelman and K.Fant, "CMOS Circuit Design of Threshold Gates with Hysteresis," in Proc. Int. Conf. on Circuits and Systems, vol. 2, 1998, pp. 61-64.
30. R. O. Winder, "Threshold Logic." Ph.D. dissertation, Princeton University, Princeton, NJ, 1962.
31. R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, "Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies," in Proc. Design Automation Test in Europe Conf., 2004, pp. 904-909.
32. Y. Zheng, M. S. Hsiao, and C. Huang, "SAT-based Equivalence Checking of Threshold Logic Designs for Nanotechnologies," in Proc. Great Lake Symp. VLSI, May 2008, pp. 225-230.
33. http://iwls.org/iwls2005/benchmarks.html