Postlayout logic restructuring using alternative wires

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 6, 1997, Pages 587-596

  Chang, Shih Chieh ^a   Cheng, Kwang Ting ^b   Woo, Nam Sung ^b   Marek Sadowska, Malgorzata ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FLOWCHARTING; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION;

INTEGRATED CIRCUIT SYNTHESIS;

FIELD EFFECT SEMICONDUCTOR DEVICES;

EID: 0031153009     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.640617     Document Type: Article

References (13)

1. C. L. Berman and L. H. TrevillyanGlobal flow optimization in automatic logic design, IEEE Trans. Computer-Aided Design, vol. 10, pp. 557-564, May 1991.
2. B. Britton, D. Hill, W. Oswald, N.-S. Woo, and S. SinghOptimized reconfigurable cell array architecture for high-performance field programmable gate arrays, in Proc. Custom Integrated Circuit Conf., 1993.
3. S.-C. Chang and M. Marek-SadowskaTechnology mapping via transformations of function graphs, in Proc. IEEE Int. Conf. Comput. Design, 1992, pp. 159-162.
4. J. Cong and Y. DingFlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, IEEE Trans. Computer-Aided Design, vol. 13, pp. 1-12, Jan. 1994.
5. K.-T. Cheng and L. A. EntrenaMulti-level logic optimization by redundancy addition and removal, in Proc. European Conf. Design Automation, Feb. 1993, pp. 373-377.
6. L. A. Entrena and K.-T. ChengSequential logic optimization by redundancy addition and removal, in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 310-315.
7. R. J. Francis, J. Rose, and Z. VranesicChortle-erf: Fast technology mapping for lookup table-based FPGA's, in Proc. 28th Design Automation Conf., June 1991, pp. 227-233.
8. T. Kirkland and M. R. MercerA topological search algorithm for ATPG, in Proc. 24th Design Automation Conf., June 1987, pp. 502-508.
9. W. Kunz and D. K. PradhanRecursive learning: An attractive alternative to the decision tree for test generation digital circuits, in Proc. Int. Test Conf., Oct. 1992, pp. 816-825.
10. R. Murgai, N. Shenoy, R. K. Brayton, and A. Sangiovanni VincentelliImproved logic synthesis algorithms for table look up architectures, in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 564-576.
11. S. Muroga, Y. Kambayshi, H. C. Lai, and J. N. CullineyThe transduction method-design of logic networks based on permissible functions, IEEE Trans. Comput., pp. 1404-1424, Oct. 1989.
12. M. Schulz and E. AuthAdvanced automatic test pattern generation and redundancy identification techniques, in Proc. Fault Tolerant Computing Symp., June 1988, pp. 30-34.
13. N.-S. WooA heuristic method for FPGA technology mapping based on the edge visibility, in Proc. 28th Design Automation Conf., 1991, pp. 248-251.