A linear threshold gate implementation in single electron technology

Proceedings - IEEE Computer Society Workshop on VLSI, WVLSI 2001

Volumn , Issue , 2001, Pages 93-98

  Lageweg, C ^a   Cotofana, S ^a   Vassiliadis, S ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON TUNNELING; RECONFIGURABLE HARDWARE; THRESHOLD ELEMENTS; TRANSIENTS; TUNNEL JUNCTIONS;

LINEAR THRESHOLD GATES; NOVEL DESIGN; SIGNAL AMPLIFICATIONS; SINGLE ELECTRON TECHNOLOGY; SINGLE ELECTRON TUNNELING TECHNOLOGIES; THRESHOLD GATES;

COMPUTER CIRCUITS;

EID: 84964493008     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWV.2001.923145     Document Type: Conference Paper

References (11)

1. A.Korotkov, R.Chen, and K.Likharev. Possible Performance of Capacitively Coupled Single-Electron Transistors in Digital Circuits. Journal of Applied Physics, Vol. 78(No. 4):pp. 2520-2530, August 1995.
2. A.N.Korotkov. Single-Electron Logic and Memory Devices. International Journal of Electronics, Vol. 86(No. 5):pp. 511-547, 1999.
3. C.Wasshuber and H.Kosina. A Single-Electron Device and Circuit Simulator. Superlattices and Microstructures, Vol. 21(No. 1):pp. 37-42, January 1997.
4. H.Ozdemir, A.Kepkep, B.Pamir, Y.Leblebici, and U.Cilingiroglu. A Capacitive Threshold-Logic Gate. IEEE Journal of Solid State Circuits, Vol. 31(No. 8):pp. 1141-1150, August 1996.
5. J.R.Tucker. Complementary Digital Logic based on the "Coulomb Blockade". Journal of Applied Physics, Vol. 72(No. 9):pp. 4399-4413, November 1992.
6. K.K.Likharcv. Single-Electron Devices and Their Applications. Proceeding of the IEEE, Vol. 87(No. 4):pp. 606-632, April 1999.
7. S.Cotofana and S.Vassiliadis. δ-bit Serial Addition with Linear Threshold Gates. Journal of VLSI Signal Processing, Vol. 3(No. 14):pp, 249-264, December 1996.
8. S.Cotofana and S.Vassiliadis. Signed Digit Addition and Related Operations with Threshold Logic. IEEE Transactions on Computers, Vol. 49(No. 3):pp. 193-207, March 2000.
9. K. Y. Siu and J. Bruck. Neural Computing of Arithmetic Functions. Proc. IEEE, 78(10):1669-1675, Oct. 1990.
10. S.Muroga. Threshold Logic and its Applications. Wiley and Sons Inc., 1971.
11. T.Shibata and T.Ohmi. A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations. IEEE Transactions on Electron Devices, Vol. 39(No. 6):pp. 1444-1455, June 1992.