DAG-aware AIG rewriting: A fresh look at combinational logic synthesis

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 532-535

  Mishchenko, Alan ^a   Chatterjee, Satrajit ^a   Brayton, Robert ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

And inverter graphs; NPN equivalence; Technology mapping; Technology independent logic synthesis

Indexed keywords

CONFORMAL MAPPING; DELAY CONTROL SYSTEMS; ELECTRIC NETWORK ANALYSIS; GRAPH THEORY; LOGIC DESIGN; LOGIC GATES;

AND-INVERTER GRAPHS; AND-INVERTER GRAPHS (AIG); NPN EQUIVALENCE; TECHNOLOGY MAPPING; TECHNOLOGY-INDEPENDENT LOGIC SYNTHESIS;

COMBINATORIAL CIRCUITS;

EID: 33846545005     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147048     Document Type: Conference Paper

References (19)

1. Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. December 2005 Release. http://www-cad.eecs.berkeley.edu/~alanmi/abc
2. V. Bertacco and M. Damiani, "Disjunctive decomposition of logic functions," Proc. ICCAD '97, pp. 78-82.
3. P. Bjesse and A. Boralv, "DAG-aware circuit compression for formal verification", Proc. ICCAD '04, pp. 42-49.
4. R. Brayton and C. McMullen, "The decomposition and factorization of Boolean expressions," Proc. ISCAS '82, pp. 29-54.
5. R. Brayton, G. Hachtel, A. Sangiovanni-Vincentelli, "Multilevel logic synthesis", Proc. IEEE, Vol. 78, Feb.1990.
6. S. Chatterjee, A. Mishchenko, R. Brayton, X. Wang, and T. Kam, "Reducing structural bias in technology mapping", Proc. ICCAD '05, pp. 519-526.
7. J. Cong and Y. Ding, "FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs", IEEE Trans. CAD, vol. 13(1), January 1994, pp. 1-12.
8. J. Cortadella, "Timing-driven logic bi-decomposition", IEEE TCAD, vol. 22(6), June 2003, pp. 675-685.
9. IWLS 2005 Benchmarks, http://iwls.org/iwls2005/benchmarks.html
10. E. Y. Kukimoto, R. Brayton, P. Sawkar, "Delay-optimal technology mapping by DAG covering", Proc. DAC '98, pp. 348-351.
11. A. Mishchenko and R. Brayton, "SAT-based complete don't-care computation for network optimization", DATE '05, pp. 418-423.
12. A. Mishchenko and R. Brayton, "Scalable logic synthesis using a simple circuit structure", Proc. IWLS '06. http://www.eecs.berkeley. edu/~alanmi/publications/2006/iwls06_sls.pdf.
13. A. Mishchenko, S. Chatterjee, R. Brayton, and N. Eén, "Improvements to combinational equivalence checking", IWLS '06. http://www.eecs.berkeley.edu/~alanmi/publications/2006/iwls06_cec.pdf
14. A. Mishchenko, S. Chatterjee, and R. Brayton, "Improvements to technology mapping for LUT-based FPGAs", FPGA '06, pp. 4149.
15. S. Muroga, Logic design and switching theory, John Wiley & Sons, Inc., New York, NY, 1979.
16. MVSIS Group. MVSIS: Multi-Valued Logic Synthesis System. UC Berkeley, http://www-cad.eecs.berkeley.edu/mvsis/
17. P. Pan and C-C. Lin, "A new retiming-based technology mapping algorithm for LUT-based FPGAs," Proc. FPGA '98, pp. 3542.
18. E. Sentovich et al. "SIS: A system for sequential circuit synthesis". Technical Report, UCB/ERI, M.92/41, ERL, Dept. of EECS, UC Berkeley, 1992.
19. S. Yang. Logic synthesis and optimization benchmarks. Version 3.0. Tech. Report. Microelectronics Center of North Carolina, 1991.