A threshold logic synthesis tool for RTD circuits

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 624-627

  Avedillo, María J ^a   Quintana, José M ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN GATES; LOGIC SYNTHESIS; RESONANT TUNNELING DIODES (RTD); THRESHOLD GATES (TG);

ALGORITHMS; COMPUTER AIDED DESIGN; CURRENT VOLTAGE CHARACTERISTICS; FUNCTIONS; LOGIC GATES; OPTIMIZATION; PROBLEM SOLVING; THRESHOLD LOGIC;

RESONANT TUNNELING;

EID: 13944279886     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333337     Document Type: Conference Paper

References (12)

1. K.J. Chen, K. Maezawa and M. Yamamoto, "InP-Based High Performance Monostable-Bistable Transition Logic Elements (MOBILEs) Using Integrated Multiple-Input Resonant-Tunneling Devices," IEEE Electron Device Letters, Vol. 17, no. 3, pp. 127-129, March 1996.
2. C. Pacha et al., "Threshold Logic Circuit Design of Parallel Adders Using Resonant Tunnelling Devices," IEEE Trans. on VLSI System, Vol. 8, no. 5, pp. 558-572, Oct. 2000.
3. M.J. Avedillo, J.M. Quintana, H. Pettenghi, P.M. Kelly, and C.J. Thompson, "Multi-threshold Threshold Logic Circuit Design Using Resonant Tunneling Devices," Electronics Letters, Vol. 39, pp. 1502-1504, 2003.
4. S. Muroga, "Threshold Logic & its Applications", Wiley-Interscience 1971.
5. K.Y. Siu, W.P. Toychowdhury y T. Kailath, "Deph-Size Tadeoffs for Neural Computations", IEEE Trans. on Computers, Vol. 40, no. 12, pp. 1402-1411. Dec. 1991.
6. A.L. Oliveira and A. Sangiovanni, "LSAT-An Algorithm for the Synthesis of Two-Level Threshold Gate Networks", Proc. of Int. Conf. of Computer-Aided Design, pp. 130-133, 1991.
7. A. Gonzalez, M.J. Avedillo, J.M. Quintana and A. Rueda, "Una Herramienta de Síntesis Lógica para Realizaciones basadas en Puertas Umbral", Proceedings of 10th Congreso de Diseño de Circuitos Integrados, pp. 230-235, Zaragoza, Spain 1995.
8. R. Zhang, P. Gupta, L. Zhong, and N.K. Jha, "Synthesis and optimization of Threshold Logic Networks with applications to nanotechnologies", Proceedings DATE 2004, pp. 904-909.
9. R. E. Bryant, "Graph Based Algorithms for Boolean Function Manipulation", IEEE Trans. on Computers, C-35(8):677-691, August 1986.
10. T. Kam, "Multi-valued Decision Diagrams" Master Thesis, University of Berkeley, 1990.
11. A. Srinivasan, T. Kam, S. Malik and R. Brayton, "Algorithms for Discrete Function Manipulation", Proc. of Int. Conf. of Computer-Aided Design, pp. 92 -95, Noviembre 1990.
12. E.M. Sentovich et al., "SIS: A System for Sequential Circuit Synthesis", Memo UCB/ERL M92/41, Univ. California, Berkeley, May, 1992.