MAPLE: Multilevel adaptive PLacEment for mixed-size designs

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2012, Pages 193-200

  Kim, Myung Chul ^a,b   Viswanathan, Natarajan ^b   Alpert, Charles J ^b   Markov, Igor L ^a   Ramji, Shyam ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b IBM   (United States)

Author keywords

Algorithms; Design; Performance

Indexed keywords

KRAFTWERK; LOCAL REFINEMENT; MIXED-SIZE DESIGNS; NOVEL COMPONENT; PERFORMANCE; QUADRATIC OPTIMIZATION; RUNTIMES; WIRE LENGTH;

ALGORITHMS; OPTIMIZATION;

DESIGN;

EID: 84860233072     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2160916.2160958     Document Type: Conference Paper

References (30)

1. S. N. Adya, I. L. Markov, "Executable Placement Utilities," http://vlsicad.eecs.umich.edu/BK/PlaceUtils/
2. C. J. Alpert et al., "A Semi-persistent Clustering Technique for VLSI Circuit Placement," ISPD 2005, pp. 200-207.
3. C. J. Alpert et al., "Techniques for Fast Physical Synthesis," Proc. IEEE 95(3), 2007, pp. 573-599.
4. A. E. Caldwell et al., "On Wirelength Estimations for Row-based Placement," TCAD 18(9), 1999, pp. 1265-1278.
5. U. Brenner, M. Struzyna, J. Vygen, "BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms," IEEE TCAD 27(9) 2008, pp.1607-20.
6. T. F. Chan, J. Cong, K. Sze, "Multilevel Generalized Force-directed Method for Circuit Placement," ISPD 2005, pp. 185-192. (Pubitemid 41816864)
7. T. F. Chan et al., "mPL6: Enhanced Multilevel Mixed-Size Placement," ISPD 2006, pp. 212-214. (Pubitemid 44063427)
8. H.-C. Chen et al., "Constraint Graph-based Macro Placement for Modern Mixed-size Circuit Designs," ICCAD 2008, pp. 218-223.
9. H. Chen et al., "An Algebraic Multigrid Solver for Analytical Placement with Layout Based Clustering," DAC 2003, pp. 794-799.
10. T.-C. Chen et al.,"NTUPlace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints," IEEE TCAD 27(7) 2008, pp.1228-1240.
11. T.-C. Chen et al.,"MP-trees: A Packing-based Macro Placement Algorithm for Mixed-size Designs," TCAD 27(9) 2008, pp. 657-662.
12. X. He et al., "Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement," ICCAD 2011, pp. 74-79.
13. M.-K. Hsu et al., "Routability-Driven Analytical Placement for Mixed-Size Circuit Designs," ICCAD 2011, pp. 80-84.
14. B. Hu, M. Marek-Sadowska, "mFAR: Fixed-Points-Addition-based VLSI Placement Algorithm," ISPD 2005, pp. 239-241. (Pubitemid 41816875)
15. A. B. Kahng, Q. Wang, "Implementation and Extensibility of an Analytic Placer," IEEE TCAD 2005, pp. 734-747. (Pubitemid 40671909)
16. A. B. Kahng, Q. Wang, "A Faster Implementation of APlace," ISPD 2006, pp. 218-220. (Pubitemid 44059921)
17. M.-C. Kim, J. Hu, I. L. Markov, "A SimPLR Method for Routability-driven Placement," ICCAD 2011, pp. 67-73.
18. M.-C. Kim, D.-J. Lee, I. L. Markov, "SimPL: An Effective Placement Algorithm," IEEE TCAD 31(1), 2012, pp. 50-60.
19. A. A. Kennings, I. L. Markov, "Smoothening Max-terms and Analytical Minimization of Half Perimeter Wirelength," VLSI Design 14(3), 2002, pp. 229-237. (Pubitemid 34813838)
20. J. J. Kleinhans et al., "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE TCAD 10(3), 1991, pp. 356-365.
21. D.-J. Lee, I. L. Markov, "Obstacle-aware Clock-tree Shaping during Placement" to appear in IEEE TCAD 31(2), 2012.
22. G.-J. Nam, J. Cong, "Modern Circuit Placement: Best Practices and Results," Springer, 2007.
23. A. N. Ng et al., "Solving Hard Instances of Floorplacement," ISPD 2006, pp. 170-177.
24. M. Pan, N. Viswanathan, C. Chu, "An Efficient & Effective Detailed Placement Algorithm," ICCAD 2005, pp. 48-55. (Pubitemid 44815697)
25. G. Sigl, K. Doll, F. M. Johannes,"Analytical Placement: A Linear or a Quadratic Objective Function?" DAC 1991, pp.427-432.
26. P. Spindler, U. Schlichtmann, F. M. Johannes, "Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model," IEEE TCAD 27(8) 2008, pp. 1398-1411.
27. N. Viswanathan, M. Pan, C. Chu, "FastPlace2.0: An Efficient Analytical Placer for Fixed-mode Designs," ASPDAC 2006, pp. 195-200. (Pubitemid 44375926)
28. N. Viswanathan, M. Pan, C. Chu, "FastPlace3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control," ASPDAC 2007, pp. 135-140.
29. N. Viswanathan et al., "RQL: Global Placement via Relaxed Quadratic Spreading and Linearization," DAC 2007, pp. 453-458. (Pubitemid 47130009)
30. N. Viswanathan et al., "Routability-Driven Placement Contest and Benchmark Suite," ISPD 2011, pp. 141-146.