A semi-persistent clustering technique for VLSI circuit placement

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 200-207

  Alpert, Charles ^a   Kahng, Andrew ^b   Nam, Gi Joon ^a   Reda, Sherief ^b   Villarrubia, Paul ^a  

^a IBM   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Hypergraph clustering; Physical design; VLSI placement

Indexed keywords

COMPUTATIONAL COMPLEXITY; INTEGRATED CIRCUIT LAYOUT; LARGE SCALE SYSTEMS; PROBLEM SOLVING;

HYPERGRAPH CLUSTERING; PHYSICAL DESIGN; VLSI PLACEMENT;

VLSI CIRCUITS;

EID: 29144508730     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055179     Document Type: Conference Paper

References (17)

1. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Effective Free Space Management for Cut-based Placement", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22(10), pp. 1343-1353, 2003.
2. C. J. Alpert, J. H. Huang, and A. B. Kahng, "Multilevel Circuit Partitioning," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 530-533.
3. C. J. Alpert and A. B. Kahng, "A General Framework for Vertex Orderings with Application to Netlist Clustering," in Proc. ACM/IEEE Design Automation Conference, 1994, pp. 63-67.
4. T. N. Bui, "Improving the Performance of Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms,", in Design Automation Conference, 1989, pp.775-778.
5. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?", in Proc. ACM/IEEE Design Automation Conference, 2000, pp. 477-482.
6. T. Chan, J. Cong, T. Kong, and J. Shinnerl, "Multilevel Optimization for Large-Scale Circuit Placement," in Proc. IEEE International Conference on Computer-Aided Design, 2000, pp. 171-176.
7. C.-C. Chang, J. Cong, D. Pan, and X. Yuan, "Multilevel Global Placement with Congestion Control," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22(4), pp. 395-409, 2003.
8. C.-C. Chang, J. Cong, D. Pan, and X. Yuan, "Physical Hierarchy Generation with Routing Congestion Control," in Proc. ACM/IEEE International Symposium on Physical Design, 2002, pp. 36-41.
9. J. Cong, L. Hagen, and A. B. Kahng, "Random Walks for Circuit Clustering," in IEEE International Conference on ASIC, 1991, pp. 14.2.1-14.2.4.
10. J. Cong and S. K. Lim, "Edge Separability-Based Circuit Clustering with Application to Multilevel Circuit Partitioning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23(3), pp. 346-357, 2004.
11. B. Hu and M. Marek-Sadowska, "Fine Granularity Clustering-Based Placement," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23(4), pp. 527-536, 2004.
12. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel Hypergraph Partitioning: Application in VLSI Domain," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 526-529.
13. G. Karypis and V. Kumar, "Multilevel k-way Hypergraph Partitioning," in Proc. ACM/IEEE Design Automation Conference, 1999, pp. 343-348.
14. D. M. Schuler and E. G. Ulrich, "Clustering and Linear Placement," in Proc. ACM/IEEE Design Automation Conference, 1972, pp. 50-56.
15. W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14(5), pp. 349-359, 1995.
16. M. Wang, X. Yang, and M. Sarrafzadeh, "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits," in Proc. IEEE International Conference on Computer-Aided Design, 2001, pp. 260-263.
17. M. Yildiz and P. Madden, "Global Objectives for Standard-Cell Placement," in Proc. IEEE Great Lakes Symposium on VLSI, 2001, pp. 68-72.