Routability-driven analytical placement for mixed-size circuit designs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2011, Pages 80-84

  Hsu, Meng Kai ^a   Chou, Sheng ^a   Lin, Tzu Hen ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL PLACEMENT; CIRCUIT DESIGNS; CONSTRAINED ROUTING; MACRO-POROSITY; NET-DISTRIBUTION; PARTICIPATING TEAMS; ROUTABILITY; ROUTING CONGESTION; SIGMOID FUNCTION; WIRE LENGTH;

ALGORITHMS; COMPUTER AIDED DESIGN; ELECTRIC NETWORK ANALYSIS; MACROS; OPTIMIZATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 84862907542     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2011.6105309     Document Type: Conference Paper

References (23)

1. ISPD 2011 Placement Contest. http://www.ispd.cc/contests/11/ispd2011- contest.html.
2. coalesCgrip: A Tool for Routing Congestion Analysis. http://homepages. cae.wisc.edu/~adavoodi/gr/cgrip.htm.
3. U. Brenner, M. Struzyna, and J. Vygen. BonnPlace: Placement of leadingedge chips by advanced combinatorial algorithms. IEEE Trans. on CAD, 27(9):1607-1620, September 2008.
4. T. Chan, J. Cong, T. Kong, and J. R. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. of ICCAD, pages 171-176, 2000.
5. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. of ISPD, pages 185-192, 2005.
6. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. on CAD, 27(7):1228-1240, July 2008.
7. C. Chu and Y.-C. Wong. FLUTE: Fast lookup table based rectilinear steiner minimal tree algorithm for VLSI design. IEEE Trans. on CAD, 27(1):70-83, January 2008.
8. K.-R. Dai, C.-H. Lu, and Y.-L. Li. GRPlacer: Improving routability and wire-length of global routing with circuit replacement. In Proc. of ICCAD, pages 351-356, 2009.
9. R. C. Gonzales and R. E. Woods. Digital Image Processing. Addison-Wesley, 1992.
10. Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang. Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs. In Proc. of DAC, pages 167-172, 2008.
11. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Trans. on CAD, 24(5):565-572, May 2005.
12. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden. Routability-driven placement and white space allocation. In Proc. of ICCAD, pages 394-401, 2004.
13. W. C. Naylor, R. Donelly, and L. Sha. US patent 6,301,693: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. 2001.
14. M. Pan and C. Chu. FastRoute 2.0: A high-quality and efficient global router. In Proc. of ASPDAC, pages 250-255, 2007.
15. M. Pan and C. Chu. IPR: An integrated placement and routing algorithm. In Proc. of DAC, pages 59-62, 2007.
16. J. A. Roy, J. F. Lu, and I. L. Markov. Seeing the forest and the trees: Steiner wirelength optimization in placement. IEEE Trans. on CAD, 26(4):632-644, April 2007.
17. J. A. Roy, N. Viswanathan, G.-J. Nam, C. J. Alpert, and I. L. Markov. CRISP: Congestion reduction by iterated spreading during placement. In Proc. of ICCAD, pages 357-362, 2009.
18. P. Spindler and F. M. Johannes. Fast and accurate routing demand estimation for efficient routability-driven placement. In Proc. of DATE, pages 1226-1231, 2007.
19. K. Tsota, C. Koh, and V. Balakrishnan. Guiding global placement with wire density. In Proc. of ICCAD, pages 212-217, 2008.
20. N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, G.-J. Nam, and J. A. Roy. The ispd-2011 routability-driven placement contest and benchmark suite. In Proc. of ISPD, pages 141-146, 2011.
21. N. Viswanathan and C. Chu. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proc. of ISPD, pages 26-33, 2004.
22. X. Yang, B.-K. Choi, and M. Sarrafzadeh. Routability-driven white space allocation for fixed-die standard-cell placement. In Proc. of ISPD, pages 410-419, 2002.
23. Y. Zhang and C. Chu. CROP: Fast and effective congestion refinement of placement. In Proc. of ICCAD, pages 344-350, 2009.