-
1
-
-
33646900503
-
Device scaling limits of Si MOSFETs and their application dependencies
-
D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur, and H.S.P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies", Proc. IEEE, vol. 89, pp. 259-288, 2001.
-
(2001)
Proc. IEEE
, vol.89
, pp. 259-288
-
-
Frank, D.J.1
Dennard, R.H.2
Nowak, E.3
Solomon, P.M.4
Taur, Y.5
Wong, H.S.P.6
-
2
-
-
33748533457
-
Three-dimensional integrated circuits
-
DOI 10.1147/rd.504.0491
-
A.W. Topol et al., "Three-dimensional integrated circuits", IBM Journal of Research and Development, vol.50, pp.491-506, July 2006. (Pubitemid 44364166)
-
(2006)
IBM Journal of Research and Development
, vol.50
, Issue.4-5
, pp. 491-506
-
-
Topol, A.W.1
La Tulipe Jr., D.C.2
Shi, L.3
Frank, D.J.4
Bernstein, K.5
Steen, S.E.6
Kumar, A.7
Singco, G.U.8
Young, A.M.9
Guarini, K.W.10
Ieong, M.11
-
3
-
-
61549088065
-
Interconnect-based design methodologies for three-dimensional integrated circuits
-
Jan.
-
V.F. Pavlidis and E.G. Friedman, "Interconnect-based design methodologies for three-dimensional integrated circuits", Proc. IEEE, vol.97, pp.123-140, Jan. 2009.
-
(2009)
Proc. IEEE
, vol.97
, pp. 123-140
-
-
Pavlidis, V.F.1
Friedman, E.G.2
-
4
-
-
71049151212
-
3D integration for energy efficient system design
-
Kyoto, Japan, June 2009
-
S. Borkar, "3D integration for energy efficient system design", in: Proc. 2009 VLSI Technology Symposium, Kyoto, Japan, June 2009, pp. 58-59.
-
Proc. 2009 VLSI Technology Symposium
, pp. 58-59
-
-
Borkar, S.1
-
5
-
-
33947407658
-
Three-dimensional integrated circuits and the future of system-on-chip designs
-
DOI 10.1109/JPROC.2006.873612
-
R. S. Patti, "Three-dimensional integrated circuits and the future of system-on-chip designs", Proceedings of the IEEE, vol. 94, pp.1214-1224, June 2006. (Pubitemid 46444967)
-
(2006)
Proceedings of the IEEE
, vol.94
, Issue.6
, pp. 1214-1224
-
-
Patti, R.S.1
-
6
-
-
77953108745
-
Monolithically stackable hybrid FPGA
-
Dresden, Germany, Mar.
-
D.B. Strukov and A. Mishchenko, "Monolithically stackable hybrid FPGA", in: Proc. Design Automation and Test in Europe, Dresden, Germany, Mar. 2010, pp. 661-666.
-
(2010)
Proc. Design Automation and Test in Europe
, pp. 661-666
-
-
Strukov, D.B.1
Mishchenko, A.2
-
7
-
-
64549139638
-
A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding
-
Dec.
-
F. Liu et al., "A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding", in: Proc. IEEE International Electron Devices Meeting, Dec. 2008, pp. 1-4.
-
(2008)
Proc. IEEE International Electron Devices Meeting
, pp. 1-4
-
-
Liu, F.1
-
8
-
-
28344452134
-
Demystifying 3D ICs: The pros and cons of going vertical
-
DOI 10.1109/MDT.2005.136
-
W. R. Davis et al., "Demistifying 3D ICs: The pros and cons of going vertical", IEEE Design and Test of Computers, vol. 22, pp. 498-510, 2005. (Pubitemid 41715957)
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.6
, pp. 498-510
-
-
Davis, W.R.1
Wilson, J.2
Mick, S.3
Xu, J.4
Hua, H.5
Mineo, C.6
Sule, A.M.7
Steer, M.8
Franzon, P.D.9
-
9
-
-
48149104080
-
Yield challenges in wafer stacking technology
-
E.-K. Kim and J. Sung, "Yield challenges in wafer stacking technology", Microelectron Reliab., Vol. 48, pp.1102-1105, 2008.
-
(2008)
Microelectron Reliab.
, vol.48
, pp. 1102-1105
-
-
Kim, E.-K.1
Sung, J.2
-
10
-
-
0000043546
-
Focal-plane processing architectures for real-time hyperspectral image processing
-
S.M. Chai, A. Gentile, W.E. Lugo-Beauchamp, J. Fonseca, J.L. Cruz-Rivera, and D.S. Wills, "Focal-plane processing architectures for real-time hyperspectral image processing", Appl. Optics, vol. 39, pp. 835-849, 2000.
-
(2000)
Appl. Optics
, vol.39
, pp. 835-849
-
-
Chai, S.M.1
Gentile, A.2
Lugo-Beauchamp, W.E.3
Fonseca, J.4
Cruz-Rivera, J.L.5
Wills, D.S.6
-
11
-
-
61649128557
-
3D chip-stacking technology with through-silicon vias and low-volume leadfree interconnections
-
K. Sakuma et al., "3D chip-stacking technology with through-silicon vias and low-volume leadfree interconnections", IBM Journal of Research and Development, vol. 52, pp. 611 - 622, 2008.
-
(2008)
IBM Journal of Research and Development
, vol.52
, pp. 611-622
-
-
Sakuma, K.1
-
12
-
-
77952405135
-
Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects
-
San Francisco, CA, Dec.
-
H. Wei et al., "Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects", in: Proc. IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2009, pp.1-4.
-
(2009)
Proc. IEEE International Electron Devices Meeting (IEDM)
, pp. 1-4
-
-
Wei, H.1
-
13
-
-
77957872200
-
World's first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS
-
Honololu, HI, June
-
T. Naito et al., "World's first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS", in: Proc. Symposium on VLSI Technology (VLSIT), Honololu, HI, June 2010, pp.219-220.
-
(2010)
Proc. Symposium on VLSI Technology (VLSIT)
, pp. 219-220
-
-
Naito, T.1
-
14
-
-
0347950959
-
CrossNets: High-Performance Neuromorphic Architectures for CMOL Circuits
-
DOI 10.1196/annals.1292.010
-
K. Likharev, A. Mayr, I. Muckra, and O. Türel, "CrossNets: High-performance neuromorphic architectures for CMOL circuits", Ann. NY Acad. Sci, vol. 1006, pp. 146-163, 2003. (Pubitemid 38064782)
-
(2003)
Annals of the New York Academy of Sciences
, vol.1006
, pp. 146-163
-
-
Likharev, K.1
Mayr, A.2
Muckra, I.3
Turel, O.4
-
15
-
-
18744384858
-
CMOL: Devices, circuits, and architectures
-
G. Cuniberti, G. Fagas, and K. Richter, Eds., Berlin: Springer
-
K.K. Likharev and D.B. Strukov, "CMOL: Devices, circuits, and architectures", in: Introducing Molecular Electronics, G. Cuniberti, G. Fagas, and K. Richter, Eds., Berlin: Springer, pp. 447-478, 2005.
-
(2005)
Introducing Molecular Electronics
, pp. 447-478
-
-
Likharev, K.K.1
Strukov, D.B.2
-
16
-
-
62549151248
-
Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges
-
K.K. Likharev, "Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges", J. Nanoelectronics and Optoelectronics, vol. 3, pp. 203-230, 2008.
-
(2008)
J. Nanoelectronics and Optoelectronics
, vol.3
, pp. 203-230
-
-
Likharev, K.K.1
-
17
-
-
43049126833
-
The missing memristor found
-
DOI 10.1038/nature06932, PII NATURE06932
-
D.B. Strukov, G. Snider, D. Stewart, R.S. Williams, "The missing memristor found", Nature, Vol. 453, pp.80-83, 2008. (Pubitemid 351630336)
-
(2008)
Nature
, vol.453
, Issue.7191
, pp. 80-83
-
-
Strukov, D.B.1
Snider, G.S.2
Stewart, D.R.3
Williams, R.S.4
-
18
-
-
67650102619
-
Redox-based resistive switching memories - Nanoionic mechanisms, prospects, and challenges
-
R. Waser, R. Dittman, G. Staikov, K. Szot, "Redox-based resistive switching memories - nanoionic mechanisms, prospects, and challenges", Advanced Materials, vol. 21, pp. 2632-2663, 2009.
-
(2009)
Advanced Materials
, vol.21
, pp. 2632-2663
-
-
Waser, R.1
Dittman, R.2
Staikov, G.3
Szot, K.4
-
19
-
-
84857340323
-
Resistive switching phenomena in thin films: Materials, devices, and applications
-
Feb 2012
-
D.B. Strukov and H. Kohlstedt, "Resistive switching phenomena in thin films: Materials, devices, and applications", Materials Research Society Bulletin, vol. 37, Feb 2012.
-
Materials Research Society Bulletin
, vol.37
-
-
Strukov, D.B.1
Kohlstedt, H.2
-
20
-
-
36849125984
-
Low-frequency negative resistance in thin anodic oxide films
-
M.T. Hickmott, "Low-frequency negative resistance in thin anodic oxide films", J. Appl. Phys. vol. 33, pp. 2669-2682, 1962.
-
(1962)
J. Appl. Phys.
, vol.33
, pp. 2669-2682
-
-
Hickmott, M.T.1
-
21
-
-
46749093701
-
Memristive switching mechanism for metal/oxide/metal nanodevices
-
J.J. Yang et al. "Memristive switching mechanism for metal/oxide/metal nanodevices", Nature Nanotechnology, vol. 3, pp. 429-433, 2009.
-
(2009)
Nature Nanotechnology
, vol.3
, pp. 429-433
-
-
Yang, J.J.1
-
22
-
-
46149125725
-
Ultra-thin phase-change bridge memory device using GeSb
-
San Francisco, CA, Dec.
-
Y.C. Chen et al., "Ultra-thin phase-change bridge memory device using GeSb", in: Proc. Electron Device Meeting, San Francisco, CA, Dec. 2006, pp. 1 - 4.
-
(2006)
Proc. Electron Device Meeting
, pp. 1-4
-
-
Chen, Y.C.1
-
23
-
-
40449092679
-
CMOS compatible nanoscale nonvolatile resistance switching memory
-
DOI 10.1021/nl073225h
-
S.H. Jo and W. Lu, "CMOS compatible nanoscale nonvolatile switching memory", Nano Lett., vol. 8, pp.392-397, 2008. (Pubitemid 351345988)
-
(2008)
Nano Letters
, vol.8
, Issue.2
, pp. 392-397
-
-
Jo, S.H.1
Lu, W.2
-
24
-
-
63649138779
-
High-density crossbar arrays based on a-Si memristive system
-
S.H. Jo, K.-H. Kim, and W. Lu, "High-density crossbar arrays based on a-Si memristive system", Nano Lett., vol. 9, pp. 870-874, 2009.
-
(2009)
Nano Lett.
, vol.9
, pp. 870-874
-
-
Jo, S.H.1
Kim, K.-H.2
Lu, W.3
-
25
-
-
72849144796
-
Memristor-CMOS hybrid integrated circuits for reconfigurable logic
-
Q. Xia et al., "Memristor-CMOS hybrid integrated circuits for reconfigurable logic", Nano Letters, vol. 9, pp. 3640-3645, 2009.
-
(2009)
Nano Letters
, vol.9
, pp. 3640-3645
-
-
Xia, Q.1
-
26
-
-
84886655497
-
Reconfigurable nanocrossbar architectures
-
R.Waser, Eds.
-
D.B. Strukov and K.K. Likharev, Reconfigurable nanocrossbar architectures, in: Nanoelectronics, R.Waser, Eds., 2012.
-
(2012)
Nanoelectronics
-
-
Strukov, D.B.1
Likharev, K.K.2
-
27
-
-
73949132516
-
Four-dimensional address topology for circuits with stacked multilayer crossbar arrays
-
Dec.
-
D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," Proc. National Academy of Sciences, vol. 106, pp. 20155-20158, Dec. 2009.
-
(2009)
Proc. National Academy of Sciences
, vol.106
, pp. 20155-20158
-
-
Strukov, D.B.1
Williams, R.S.2
-
28
-
-
62549113255
-
Resistive and hybrid CMOS/nanodevice memories
-
J. E. Brewer and M. Gill (eds.)
-
K.K. Likharev, "Resistive and hybrid CMOS/nanodevice memories", in: J. E. Brewer and M. Gill (eds.), Nonvolatile Memory Technologies with Emphasis on Flash, Wiley, Hoboken, NJ, (2008), pp. 696-703.
-
(2008)
Nonvolatile Memory Technologies with Emphasis on Flash, Wiley, Hoboken, NJ
, pp. 696-703
-
-
Likharev, K.K.1
-
29
-
-
77953087050
-
Core circuit technologies for PNdiode-cell PRAM
-
H.-B. Kang et al., "Core circuit technologies for PNdiode-cell PRAM", J. Semiconductor Technology and Science, vol. 8, pp. 128-133, 2008.
-
(2008)
J. Semiconductor Technology and Science
, vol.8
, pp. 128-133
-
-
Kang, H.-B.1
-
30
-
-
12344261603
-
Prospects for terabit-scale nanoelectronic memories
-
DOI 10.1088/0957-4484/16/1/028
-
D. Strukov and K. Likharev, "Prospects for terabit-scale nanoelectronic memories", Nanotechnology, vol. 16, pp. 137-148, Jan. 2005. (Pubitemid 40121546)
-
(2005)
Nanotechnology
, vol.16
, Issue.1
, pp. 137-148
-
-
Strukov, D.B.1
Likharev, K.K.2
-
31
-
-
33847635427
-
Defect-tolerant architectures for nanoelectronic crossbar memories
-
D.B. Strukov and K.K. Likharev, "Defect-tolerant architectures for nanoelectronic crossbar memories", J. Nanoscience Nanotechnology, vol. 7, pp. 151-167, 2007.
-
(2007)
J. Nanoscience Nanotechnology
, vol.7
, pp. 151-167
-
-
Strukov, D.B.1
Likharev, K.K.2
-
32
-
-
60549098976
-
A hybrid nanomemristor/transistor logic circuit capable of self-programming
-
J. Borghetti et al., "A hybrid nanomemristor/transistor logic circuit capable of self-programming", Proc. National Academy of Sciences, vol. 106, pp. 1699-1703, 2009.
-
(2009)
Proc. National Academy of Sciences
, vol.106
, pp. 1699-1703
-
-
Borghetti, J.1
-
33
-
-
18744373862
-
CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices
-
DOI 10.1088/0957-4484/16/6/045, PII S0957448405943274
-
D.B. Strukov and K.K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices", Nanotechnology, vol. 16, pp. 888-900, 2005. (Pubitemid 40666599)
-
(2005)
Nanotechnology
, vol.16
, Issue.6
, pp. 888-900
-
-
Strukov, D.B.1
Likharev, K.K.2
-
34
-
-
36349012954
-
CMOL FPGA circuits
-
Las Vegas, NE, Jun.
-
D.B. Strukov and K.K. Likharev, "CMOL FPGA circuits", in: Proc. Int. Conf. Computer Design, Las Vegas, NE, Jun. 2006, pp. 213-219.
-
(2006)
Proc. Int. Conf. Computer Design
, pp. 213-219
-
-
Strukov, D.B.1
Likharev, K.K.2
-
36
-
-
0141499770
-
Array-based architecture for FET-based nanoscale electronics
-
A. DeHon, "Array-based architecture for FET-based nanoscale electronics", IEEE Trans. Nanotechnology, vol. 2, pp. 23-32, 2003.
-
(2003)
IEEE Trans. Nanotechnology
, vol.2
, pp. 23-32
-
-
Dehon, A.1
-
37
-
-
79960577928
-
CrossNets: Neuromorphic hybrid CMOS/nanoelectronic networks
-
K. K. Likharev, "CrossNets: Neuromorphic hybrid CMOS/nanoelectronic networks", Science of Advanced Materials, vol. 3, pp. 322-331 (2011).
-
(2011)
Science of Advanced Materials
, vol.3
, pp. 322-331
-
-
Likharev, K.K.1
-
38
-
-
80052106154
-
Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications
-
San Diego, CA, Jun.
-
F. Alibart, T. Sherwood, and D.B. Strukov, "Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications", in: Proc. AHS'11, pp. 279-286, San Diego, CA, Jun. 2011.
-
(2011)
Proc. AHS'11
, pp. 279-286
-
-
Alibart, F.1
Sherwood, T.2
Strukov, D.B.3
-
39
-
-
81455144814
-
Hybrid CMOS/Nanodevice circuits with tightly integrated memory and logic functionality
-
Boston, MA, Jun.
-
D.B. Strukov, "Hybrid CMOS/Nanodevice circuits with tightly integrated memory and logic functionality", in: Proc. Nanotech'11, vol. 2, pp. 9-12, Boston, MA, Jun. 2011.
-
(2011)
Proc. Nanotech'11
, vol.2
, pp. 9-12
-
-
Strukov, D.B.1
-
40
-
-
80052075159
-
Smart connections
-
D.B. Strukov, "Smart connections", Nature 476, pp. 403-405, 2011.
-
(2011)
Nature
, vol.476
, pp. 403-405
-
-
Strukov, D.B.1
-
41
-
-
84856173450
-
Highprecision tuning of state for memristive devices by adaptable variation-tolerant algorithm
-
art. 075201
-
F. Alibart, L. Gao, B. Hoskins, and D.B. Strukov, "Highprecision tuning of state for memristive devices by adaptable variation-tolerant algorithm", Nanotechnology, vol. 23, art. 075201, 2012.
-
(2012)
Nanotechnology
, vol.23
-
-
Alibart, F.1
Gao, L.2
Hoskins, B.3
Strukov, D.B.4
-
42
-
-
36348967261
-
Reconfigurable hybrid CMOS/nanodevice circuits for image processing
-
D.B. Strukov and K.K. Likharev, "Reconfigurable hybrid CMOS/nanodevice circuits for image processing", IEEE Trans. Nanotechnology, vol. 6, pp. 696-710, 2007.
-
(2007)
IEEE Trans. Nanotechnology
, vol.6
, pp. 696-710
-
-
Strukov, D.B.1
Likharev, K.K.2
-
43
-
-
33846807711
-
Nano/CMOS architectures using a field-programmable nanowire interconnect
-
art. 035204
-
G.S. Snider, R.S. Williams, "Nano/CMOS architectures using a field-programmable nanowire interconnect", Nanotechnology, vol. 18, art. 035204, 2007.
-
(2007)
Nanotechnology
, vol.18
-
-
Snider, G.S.1
Williams, R.S.2
-
44
-
-
76449096940
-
Nanoscale resistive memory with intrinsic diode characteristics and long endurance
-
art. 053106
-
K.-H. Kim, S.H. Jo, S. Gaba and W. Lu, "Nanoscale resistive memory with intrinsic diode characteristics and long endurance", Applied Physics Letters, vol. 96, art. 053106, 2010.
-
(2010)
Applied Physics Letters
, vol.96
-
-
Kim, K.-H.1
Jo, S.H.2
Gaba, S.3
Lu, W.4
|