Reconfigurable hybrid CMO S/nanodevice circuits for image processing

IEEE Transactions on Nanotechnology

Volumn 6, Issue 6, 2007, Pages 696-708

  Strukov, Dmitri B ^a,b,c   Likharev, Konstantin K ^a,b  

^a IEEE   (United States)

^b STONY BROOK UNIVERSITY   (United States)

^c HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

CMOL; Digital circuits; Hybrid circuits; Image processing; Mixed signal circuits

Indexed keywords

HYBRID CIRCUITS; MIXED-SIGNAL CIRCUITS; NANODEVICE; SIZABLE FILTER WINDOW;

CMOS INTEGRATED CIRCUITS; CONVOLUTION; DIGITAL CIRCUITS; PIXELS;

IMAGE PROCESSING;

EID: 36348967261     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2007.907841     Document Type: Article

References (43)

1. R. Lewis, Practical Digital Image Processing. New York: Ellis Horwood, 1990.
2. B. Jahne, P. Geissler P, and H. Haußecker, Handbook of Computer Vision and Applications. San Diego: Academic Press, 1999.
3. P. H. Swain and S. M. Davis, Remote Sensing. The Quantitative Approach. New York: McGraw-Hill, 1978.
4. S. M. Chai et al., "Focal-plane processing architectures for real-time hyperspectral image processing," Appl. Optics, vol. 39, pp. 835-849, 2000.
5. D. C. Pham et al., "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor," IEEE J. Solid-State Circuits, vol. 41, pp. 179-196, 2006.
6. Benchmark: Algorithm Performance on the Cell Broadband Engine Processor - White Paper, 2006. Available online at www.mc.com/literature/ literature_files/Cell-Perf-Simple.pdf
7. S. Agarwala et al., "A 600-MHz VLIW DSP," IEEE J. Solid-State Circuits, vol. 37, pp. 1532-1544, 2002.
8. C. Basoglu, R. Gove, K. Kojima, and J. O'Donnell, "Single-chip processor for media applications: The MAP1000 (TM)," Int. J. Imaging Syst Technol, vol. 10, pp. 96-106, 1999.
9. N. K. Ratha and A. K. Jain, "Computer vision algorithms on reconfigurable logic arrays," IEEE Trans. Parallel Distrib. Syst., vol. 10, pp. 29-43, 1999.
10. C. Torres-Huitzil and M. Arias-Estrada, "FPGA-based configurable systolic architecture for window-based image processing," EURASIP J. Appl. Signal Process., vol. 2005, pp. 1024-1034, 2005.
11. P. Foldesy, A. Zarandy, C. Rekeczkyt, and T. Roska, "Digital implementation of cellular sensor-computers," Int. J. Circuit Theory Appl, vol. 34, pp. 409-428, 2006.
12. P. Dudek and P. J. Hicks, "A general-purpose processor-per-pixel analog SIMD vision chip," IEEE Trans. Circuits and Syst. I - Regul Pap., vol. 52, pp. 13-20, 2005.
13. R. Etienne-Cummings, Z. K. Kalayjian, and D. H. Cai, "A programmable focal-plane MIMD image processor chip," IEEE J. Solid-State Circuits, vol. 36, pp. 64-73, 2001.
14. G. L. Cembrano et al., "A 1000 FPS at 128 × 128 vision processor with 8-Bit digitized I/O," IEEE J. Solid-State Circuits, vol. 39, pp. 1044-1055, 2004.
15. International Technology Roadmap for Semiconductors (ITRS), 2005 Edition. Available online at www.itrs.net/Links/2005rrRS/ Home2005.htm.
16. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, "A defecttolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, 1998.
17. K. Likharev, "Electronics below 10 nm," in Nano and Giga Challenges in Microelectronics, Greer J. et al., Eds. Amsterdam: Elsevier, 2003, pp. 27-68.
18. M. R. Stan, P. D. Franson, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnects to circuits and architectures," Proc. IEEE, vol. 91, pp. 1940-1950, 2003.
19. A. DeHon, "Nanowire-based programmable architectures," J. Emerg. Technol. Comput. Syst, vol. 1, pp. 109-162, 2005.
20. G. Snider, P. Kuekes, T. Hogg, and R. S. Williams, "Nanoelectronic architectures,"Appl. Phys. A -Mater. Sci. Process., vol. 80, pp. 1183-1195, 2005.
21. A. DeHon and K. K. Likharev, "Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation," in Proc. ICCAD-2005, San Jose, CA, Nov. 2005, pp. 375-382.
22. A. Chen et al., "Non-volatile resistive switching for advanced memory applications," in Tech. Digest IEDM'05, Washington, DC, Dec. 2005, Rept. 31.4, pp. 1-4.
23. G-Y. Jung et al., "Circuit fabrication at 17 half-pitch by nanoimprint lithography," Nano Lett, vol. 6, pp. 351-354, 2006.
24. M. Bender, A Fuchs, U. Plachetka, and H. Kurz, "Status and prospects of UV-nanoimprint technology," Microel Eng., vol. 83, pp. 827-830, 2006.
25. H. H. Solak, "Nanolithography with coherent extreme ultraviolet light,"J. Phys. D-Appl Phys., vol. 39,pp. R171-188, 2006.
26. K. K. Likharev, "CMOL: A silicon-based bottom-up approach to nanoelectronics," Interface, vol. 14, pp. 43-5, 2005.
27. K. K. Likharev and D. B. Strukov, "CMOL: Devices, Circuits, and Architectures," in Introducing Molecular Electronics, G. Cuniberti et al., Ed. Berlin: Springer, 2005, pp. 447-477.
28. D. B. Strukov and K. K. Likharev, "A reconfigurable architecture for hybrid CMOS/nanodevice circuits," in Proc. FPGA '06, Monterey, CA, Feb. 2006, pp. 131-140.
29. D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888-900, 2005.
30. D. B. Strukov and K. K. Likharev, "CMOL FPGA Circuits," in Proc. CDES'06, Las Vegas, NE, June 2006, pp. 213-219.
31. O. Türel, J. H. Lee, X. Ma, and K. K. Likharev, "Neuromorphic architectures for nanoelectronic circuits," Int. J. Circuit Theory Appl, vol. 32, pp. 277-302, 2004.
32. J. H. Lee and K. K. Likharev, "CrossNets as pattern classifiers," Lecture Notes in Computer Science, vol. 3512, pp. 446-454, 2005.
33. J. H. Lee and K. K. Likharev, "Defect-tolerant nanoelectronic pattern classifiers", Int. J. of Circuit Theory App., vol. 35, pp. 239-264, 2007.
34. M. J. Flynn and S. F. Oberman, Advanced Computer Arithmetic Design. New York: Wiley, 2001.
35. ModelSim XE III 6.1e Software. Available online atwww.model.com.
36. E. M. Sentovich et al., "SIS: A system for sequential circuit synthesis," UCB/ERL Report #M92/41 University of California, Berkley. Available online at polimage.polito.it/∼lavagno/publications/tr/UCBERL-92- 41.ps.gz.
37. D. R. W. Barr, S. J. Carey, A. Lopich, and P. Dudek, "A control system for a cellular processor array," in Proc. CNNA '2006, Istanbul, Turkey, Aug. 2006, pp. 176-181.
38. Y. Kinkhabwala, V. A. Sverdlov, A. N. Korotkov, and K. K. Likharev, "A numerical study of transport and shot noise at 2D hopping," J. Phys.- Condes. Matter, vol. 18, pp. 1999-2012, 2006.
39. S. B. Herner et al., "Vertical p-i-n polysilicon diode with antifuse for stackable field-programmable ROM," IEEE Electron Device Lett, vol. 25, pp. 271-273, 2004.
40. I. G. Baek et al., "Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage applications," in Tech. Digest IEDM'05, Washington, DC, Dec. 2005, pp. 750-753.
41. G. Linan, R. Dominguez-Castro, S. Espejo, and A. RodriguezVazquez, "ACE16K: An advanced focal-plane analog programmable array processor," in Proc. ESSCIRC 2001, Villach, Austria, Sept. 2001, pp. 201-204.
42. K. K. Likharev, "CMOL: Freeing advanced lithography from the alignment accuracy burden", invited talk at EIPBN'07, Denver, CO, May 2007; accepted for publication in J. Vac. Sci. Technol. B, vol. 25, Dec. 2007.
43. Y. C. Chen et al., "Ultra-thin phase-change bridge memory device using GeSb", in Tech. Digest IEDM'06, San Francisco, CA, Dec. 2005, Rept. 30.3, pp. 1-4.