Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications

Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011

Volumn , Issue , 2011, Pages 279-286

  Alibart, Fabien ^a   Sherwood, Timothy ^a   Strukov, Dmitri B ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION BANDWIDTH; DNA SEQUENCING; FPGA FABRIC; HIGH THROUGHPUT; HYBRID CMOS; NETWORK PACKETS; POWER PERFORMANCE; REAL-TIME NETWORKS; RECONFIGURATION OVERHEAD; RESISTIVE SWITCHING; TERNARY CONTENT ADDRESSABLE MEMORIES;

ARTS COMPUTING; GENE ENCODING; INTRUSION DETECTION; PATTERN MATCHING; RANDOM ACCESS STORAGE; REAL TIME SYSTEMS; TELECOMMUNICATION SYSTEMS;

NETWORKS (CIRCUITS);

EID: 80052106154     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2011.5963948     Document Type: Conference Paper

References (28)

1. S. Hauck and A. DeHon, Reconfigurable computing: The theory and practice of FPGA-based computation. Boston, MA: Morgan Kaufmann, 2008.
2. B. Schmidt, Ed., Bioinformatics: High Performance Parallel Computer Architectures. CRC Press, 2010.
3. Z. K. Baker and V. K. Prasanna, "Time and area efficient pattern matching on FPGAs," in Proc. FPGA'04, Monterey, CA, Feb. 2004, pp. 223-232.
4. R. Tessier and W. Burleson, "Reconfigurable computing for digital signal processing: A survey," J VLSI Sig Proc Syst, vol. 28, pp. 7-27, May-Jun 2001. (Pubitemid 32366301)
5. Y. H. Cho and W. H. Mangione-Smith, "Deep network packet filter design for reconfigurable devices," ACM T Embed Comput S, vol. 7, pp. 21:1-21:26, 2008.
6. J. Villasenor, et al., "Configurable computing solutions for automatic target recognition," in Proc. FCCM'96, Napa Valley, CA, Apr. 1996, pp. 70-79.
7. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," IEEE T Comput Aid D, vol. 26, pp. 203-215, Feb 2007. (Pubitemid 46183050)
8. I. Sourdis and D. Pnevmatikatos, "Pre-decoded CAMs for efficient and high-speed NIDS pattern matching," in Proc. FCCM'04, Napa, CA, Apr. 2004, pp. 258-267. (Pubitemid 40662001)
9. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J Solid-St Circ, vol. 41, pp. 712-727, Mar 2006. (Pubitemid 43327064)
10. International Technology Roadmap for Semiconductors, 2007 Edition, Available online at http://www.itrs.net.
11. W. Xu, et al., "Design of spin-torque transfer magnetoresistive RAM and CAM/TCAM with high sensing and search speed," IEEE T VLSI Syst, vol. 18, pp. 66-74, Jan 2010.
12. T. Hanyu, et al., "Non-volatile one-transistor-cell multiple-valued CAM with a digit-parallel-access scheme and its applications," Comput Electr Eng, vol. 23, pp. 407-414, Nov 1997. (Pubitemid 127435112)
13. K. Eshraghian, et al., "Memristor MOS content addressable memory (MCAM): Hybrid Architecture for Future High Performance Search Engines " IEEE T Nanotechnogy, in print, 2011.
14. S. Matsunaga, et al., "Standby-power-free compact ternary content-addressable memory cell chip using magnetic tunnel junction devices," Appl Phys Express, vol. 2, pp. 023004, Feb 2009.
15. K. K. Likharev and D. B. Strukov, "CMOL: Devices, circuits, and architectures," Lecture Notes in Physics, vol. 680, pp. 447-477, 2006. (Pubitemid 44445609)
16. D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," P Natl Acad Sci USA, vol. 106, pp. 20155-20158, Dec 1 2009.
17. D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888-900, Jun 2005. (Pubitemid 40666599)
18. D. B. Strukov and K. K. Likharev, "A reconfigurable architecture for hybrid CMOS/nanodevice circuits," in Proc. FPGA'06, Monterey, CA, Feb. 2006, pp. 131-140. (Pubitemid 44032246)
19. D. Strukov and A. Mishchenko, "Monolithically stackable hybrid FPGA," in Proc. DATE'10, Dresden, Germany, Mar. 2010, pp. 661-666.
20. K. K. Likharev, "Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges," J Nanoelectron Optoe, vol. 3, pp. 203-230, Dec 2008.
21. R. Waser, et al., "Redox-based resistive switching memories - nanoionic mechanisms, prospects, and challenges," Adv Mater, vol. 21, pp. 2632-2663, Jul 13 2009.
22. Y. C. Pershin and M. D. Ventra, "Memory effects in complex materials and nanoscale systems," Advances in Physics, vol. 60, pp. 145-227, 2011.
23. J. Borghetti, et al., "Electrical transport and thermometry of electroformed titanium dioxide memristive switches," J Appl Phys, vol. 106, art. 124504, Dec 15 2009.
24. J. J. Yang, et al., "Memristive switching mechanism for metal/oxide/metal nanodevices," Nat Nanotechnol, vol. 3, pp. 429-433, Jul 2008.
25. R. Meyer, et al., "Oxide dual-layer memory element for scalable non-volatile cross-point memory technology," in Proc. Nonvolatile Memory Technology Symposium, Monterey, CA, Nov. 2008, pp. 54-58.
26. I. G. Baek, et al., "Multi-layer cross-point binary oxide resistve memory (OxRRAM) for post-NAND storage application," in Proc. Electron Device Meeting, Washington, DC, Dec. 2005, pp. 750-753. (Pubitemid 46370959)
27. L. Tan and T. Sherwood, "Architectures for bit-split string scanning in intrusion detection," IEEE Micro, vol. 26, pp. 110-117, Jan-Feb 2006. (Pubitemid 43380042)
28. Q. F. Xia, et al., "Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic," Nano Lett, vol. 9, pp. 3640-3645, Oct 2009.