Rule-based scheduling in wafer fabrication with due date-based objectives

Computers and Operations Research

Volumn 39, Issue 11, 2012, Pages 2820-2835

  Chiang, Tsung Che ^a   Fu, Li Chen ^b  

^a NATIONAL TAIWAN NORMAL UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Dispatching rules; On time delivery; Scheduling; Semiconductor manufacturing; Tardiness; Wafer fabrication

Indexed keywords

DISPATCHING RULES; ON-TIME DELIVERY; SEMICONDUCTOR MANUFACTURING; TARDINESS; WAFER FABRICATIONS;

BENCHMARKING; SCHEDULING; SEMICONDUCTOR DEVICE MANUFACTURE;

FABRICATION;

EID: 84859700286     PISSN: 03050548     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.cor.2012.02.014     Document Type: Article

References (64)

1. J.N.D. Gupta, R. Ruiz, J.W. Fowler, and S.J. Mason Operational planning and control of semiconductor wafer production Production Planning & Control 17 2006 639 647 (Pubitemid 44673510)
2. M.E. Pfund, S.J. Mason, and J.W. Fowler Semiconductor manufacturing scheduling and dispatching Handbook of production scheduling, Springer international series 2006 213 241
3. M. Pinedo Scheduling theory Algorithms and systems 2nd ed 2002 Prentice-Hall
4. A.K. Gupta, and A.I. Sivakumar Job shop scheduling techniques in semiconductor manufacturing International Journal of Advanced Manufacturing Technology 27 2006 1163 1169 (Pubitemid 43170416)
5. Giegandt A, Nicholson G. Better dispatch application - a success story. In: Proceedings of the IEEE/SEMI advanced semiconductor manufacturing conference, 1998. p. 396-9.
6. R.M. Dabbas, J.W. Fowler, A.R. Dwayne, and D. Mccarville Multiple response optimization using mixture-designed experiments and desirability functions in semiconductor scheduling International Journal of Production Research 41 5 2003 939 961
7. Ham M, Dillard F. Dynamic photo stepper dispatching/scheduling in wafer fabrication. In: Proceedings of the international symposium on semiconductor manufacturing, 2005. p. 75-9. (Pubitemid 41756177)
8. Morrison JR, Campbell B, Elizabeth D, LaFreniere J. Implementation of a fluctuation smoothing production control policy in IBMs 200mm wafer fab. In: Proceedings of the 44th IEEE conference on decision and control, 2005. p. 7732-7.
9. Z. Duwayri, M. Mollaghasemi, D. Nazzal, and G. Rabadi Scheduling setup changes at bottleneck workstations in semiconductor manufacturing Production Planning & Control 17 7 2006 717 727 (Pubitemid 44673516)
10. S.S. Panwalker, and W. Iskander A survey of scheduling rules Operations Research 25 1977 45 61
11. J.H. Blackstone, D.T. Phillips, and G.L. Hogg A state-of-the-art survey of dispatching rules for job shop operations International Journal of Production Research 20 1982 27 45
12. C. Rajendran, and O. Holthaus A comparative study of dispatching rules in dynamic flowshops and jobshops European Journal of Operational Research 116 1999 156 170
13. M.S. Jayamohan, and C. Rajendran New dispatching rules for shop scheduling: a step forward International Journal of Production Research 38 3 2000 563 586 (Pubitemid 35395465)
14. S.C. Sarin, A. Varadarajan, and L. Wang A survey of dispatching rules for operational control in wafer fabrication Production Planning & Control 22 1 2011 4 24
15. S.C.H. Lu, D. Ramaswamy, and P.R. Kumar Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants IEEE Transactions on Semiconductor Manufacturing 7 3 1994 374 388
16. H.J. Yoon, and D.Y. Lee A control method to reduce the standard deviation of flow time in wafer fabrication IEEE Transactions on Semiconductor Manufacturing 13 3 2000 389 392
17. N. Bahaji, and M.E. Kuhl A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication International Journal of Production Research 46 14 2008 3801 3824
18. J.D.C. Little A proof of the queueing formula: L=λW Operations Research 9 1961 383 387
19. S. Li, T. Tang, and D.W. Collins Minimum inventory variability schedule with applications in semiconductor fabrication IEEE Transactions on Semiconductor Manufacturing 9 1 1996 145 149 (Pubitemid 126784474)
20. Y.H. Lee, J.W. Park, and S.Y. Kim Experimental study on input and bottleneck scheduling for a semiconductor fabrication line IIE Transactions 34 2002 179 190 (Pubitemid 34138509)
21. A.P.J. Vepsalainen, and T.E. Morton Priority rules or job shops with weighted tardiness costs Management Science 33 8 1987 1035 1047
22. Y.F. Hung, and I.R. Chen A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication Production Planning & Control 9 7 1998 714 722
23. Y.D. Kim, J.U. Kim, S.K. Lim, and H.B. Jun Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility IEEE Transactions on Semiconductor Manufacturing 11 1 1998 155 164
24. Y.D. Kim, J.G. Kim, B. Choi, and H.U. Kim Production scheduling in a semiconductor wafer fabrication facility producing multiple product types with distinct due dates IEEE Transactions on Robotics and Automation 17 5 2001 589 598 (Pubitemid 33137775)
25. T. Chen An optimized tailored nonlinear smoothing rule for scheduling a semiconductor manufacturing factory Computers & Industrial Engineering 58 2010 317 325
26. Rose O Some issues of the critical ratio dispatch rule in semiconductor manufacturing. In: Proceedings of the 2002 Winter Simulation Conference, 2002, p. 1401-1405.
27. Rose O. Comparison of due-date oriented dispatching rules in semiconductor manufacturing. In: Proceedings of the industrial engineering research conference, 2003.
28. Li L, Qiao F, Jiang H, Wu Q. The research on dispatching rule for improving on-time delivery for semiconductor wafer fab. In: Proceedings of the 8th international conference on control, automation, robotics, and vision, 2004. p. 494-8. (Pubitemid 40893510)
29. M.C. Wu, J.H. Jiang, and W.J. Chang Scheduling a hybrid MTO/MTS semiconductor fab with machine-dedication features International Journal of Production Economics 112 2008 416 426
30. C.C. Chern, and Y.L. Liu Family-based scheduling rules of a sequence-dependent wafer fabrication system IEEE Transactions on Semiconductor Manufacturing 16 1 2003 15 25
31. Y.H. Lee, and M. Pinedo Scheduling jobs on parallel machines with sequence-dependent setup times European Journal of Operational Research 100 1997 464 474 (Pubitemid 127392370)
32. Y.H. Kang, S.S. Kim, and H.J. Shin A scheduling algorithm for the reentrant shop: an application in semiconductor manufacture International Journal of Advanced Manufacturing Technology 35 2007 566 574 (Pubitemid 350098200)
33. M. Pfund, J.W. Fowler, A. Gadkari, and Y. Chen Scheduling jobs on parallel machines with setup times and ready times Computers & Industrial Engineering 54 2008 764 782 (Pubitemid 351458378)
34. J.C. Chen, C.W. Chen, C.Y. Tai, and J.C. Tyan Dynamic state-dependent dispatching for wafer fabrication International Journal of Production Research 42 21 2004 4547 4562
35. G. Miragliotta, and M. Perona Decentralized, multi-objective driven scheduling for reentrant shops: a conceptual development and a test case European Journal of Operational Research 167 2005 644 662 (Pubitemid 40220083)
36. M.C. Wu, S.J. Chiou, and C.F. Chen Dispatching for make-to-order wafer fabs with machine-dedication and mask set-up characteristics International Journal of Production Research 46 14 2008 3993 4009
37. H. Zhang, Z. Jiang, and C. Guo An optimized dynamic bottleneck dispatching policy for semiconductor wafer fabrication International Journal of Production Research 47 12 2009 3333 3343
38. H.S. Min, and Y. Yih Selection of dispatching rules on multiple dispatching decision points in real-time scheduling of a semiconductor wafer fabrication system International Journal of Production Research 41 16 2003 3921 3941
39. A.I. Sivakumar, and A.K. Gupta Online multiobjective Pareto optimal dynamic scheduling of semiconductor back-end using conjunctive simulated scheduling IEEE Transactions on Electronics, Packaging, and Manufacturing 29 2 2006 99 109 (Pubitemid 43805549)
40. D.Y. Sha, and C.Y. Liu A simulated annealing algorithm for integration of shop floor control strategies in semiconductor wafer fabrication International Journal of Advanced Manufacturing Technology 22 2003 75 88
41. M. Liu, and C. Wu Genetic algorithm using sequence rule chain for multi-objective optimizaiton in re-entrant micro-electronic produciton line Robotics and Computer-Integrated Manufacturing 20 3 2004 225 236
42. T.C. Chiang, Y.S. Shen, and L.C. Fu A new paradigm for rule-based scheduling in the wafer probe center International Journal of Production Research 46 15 2008 4111 4133
43. J. Adams, E. Balas, and D. Zawack The shifting bottleneck procedure for job shop scheduling Management Science 34 3 1988 391 401
44. A.A. Upasani, R. Uzsoy, and K. Sourirajan A problem reduction approach for scheduling semiconductor wafer fabrication facilities IEEE Transactions on Semiconductor Manufacturing 19 2 2006 216 225
45. K. Sourirajan, and R. Uzsoy Hybrid decomposition heuristics for solving large-scale scheduling problems in semiconductor wafer fabrication Journal of Scheduling 10 1 2007 41 65 (Pubitemid 44914828)
46. M. Pfund, H. Balasubramanian, J.W. Fowler, S.J. Mason, and O. Rose A multi-criteria approach for scheduling semiconductor wafer fabrication facilities Journal of Scheduling 11 1 2008 29 47
47. L. Mönch, R. Schabacker, D. Pabst, and J.W. Fowler Genetic algorithm-based subproblem solution procedures for a modified shifting bottleneck heuristic for complex job shops European Journal of Operational Research 177 3 2007 2100 2118 (Pubitemid 44709466)
48. L. Mönch, H. Balasubramanina, J.W. Fowler, and M.E. Pfund Heuristic scheduling of jobs on parallel batch machines with incompatible job families and unequal ready times Computers & Operations Research 32 11 2005 2731 2750 (Pubitemid 40244545)
49. C.D. Geiger, R. Uzsoy, and H. Aytug Rapid modeling and discovery of priority dispatching rules: an autonomous learning approach Journal of Scheduling 9 1 2006 7 34 (Pubitemid 43063747)
50. J.C. Tay, and N.B. Ho Evolving dispatching rules using genetic programming for solving multi-objective flexible job-shop problems Computers & Industrial Engineering 54 3 2008 453 473 (Pubitemid 351199798)
51. Chiang TC, Fu LC. Multiobjective job shop scheduling using rule-coded genetic local search. In: Proceedings of international conference on computers and industrial engineering, 2006. p. 1764-75.
52. Chiang TC, Fu LC. Solving the FMS scheduling problem by critical ratio-based heuristics and the genetic algorithm. In: Proceedings of IEEE international conference on robotics and automation, 2004. p. 3131-6.
53. T.C. Chiang, and L.C. Fu Using dispatching rules for job shop scheduling with due date-based objectives International Journal of Production Research 45 14 2007 3245 3262 (Pubitemid 46809100)
54. Fowler JW, Robinson J. Measurement and improvement of manufacturing capacities (MIMAC): Final report. Technical Report 95062861A-TR, SEMATECH, Austin, TX, 1995.
55. E. Campbell, and J. Ammenheuser 300 mm factory layout and material handling modeling: Phase II report International SEMATECH 2000
56. A.M. Law Simulation modeling and analysis 4th ed 2007 McGraw-Hill
57. Mittler M, Schoemig AK. Comparison of dispatching rules for semiconductor manufacturing using large facility models. In: Proceedings of the winter simulation conference, 1999. p. 709-19.
58. R. Uzsoy, L.K. Church, I.M. Ovacik, and J. Hinchman Performance evaluation of dispatching rules for semiconductor testing operations Journal of Electronics 3 1993 95 105
59. E. Kutanoglu, and I. Sabuncuoglu An analysis of heuristics in a dynamic job shop with weighted tardiness objectives International Journal of Production Research 37 1 1999 165 187
60. Chiang TC, Fu LC. A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives. In: Proceedings of IEEE international conference on systems, man, and cybernetics, 2006. p. 4660-5.
61. Y.D. Kim, S.O. Shim, B. Choi, and H. Hwang Simplification methods for accelerating simulation-based real-time scheduling in a semiconductor wafer fabrication facility IEEE Transactions on Semiconductor Manufacturing 16 2 2003 290 298
62. R.S. Russell, E.M. Dar-El, and B.W. Taylor III A comparative analysis of the COVERT job sequencing rule using various shop performance measures International Journal of Production Research 25 10 1987 1523 1540
63. S. Benjaafar, and M. Sheikhzadeh Scheduling policies, batch sizes, and manufacturing lead times IIE Transactions 29 1997 159 166 (Pubitemid 127755236)
64. Q. Chen, L. Xi, and Y. Wang The impact of release times, lot size, and scheduling policy in an A&T facility International Journal of Advanced Manufacturing Technology 29 5 2005 577 583 (Pubitemid 44000996)