A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication

Production Planning and Control

Volumn 9, Issue 7, 1998, Pages 714-722

  Hung, Yi Feng ^a   Chen, Ing Ren ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Dispatch rules; Production scheduling; Semiconductor manufacturing management

Indexed keywords

COMPUTER SIMULATION; CRITICAL PATH ANALYSIS; DECISION THEORY; INTEGRATED CIRCUIT MANUFACTURE; PROCESS CONTROL; QUALITY ASSURANCE; SCHEDULING; STRATEGIC PLANNING;

SEMICONDUCTOR WAFER FABRICATIONS; SIMULATION-BASED DISPATCH RULES;

PRODUCTION CONTROL;

EID: 0032183805     PISSN: 09537287     EISSN: 13665871     Source Type: Journal    
DOI: 10.1080/095372898233722     Document Type: Article

References (34)

1. Adam, N. R., Bertrand, J. W. M, Morehead, D. C., and Surkis, J., 1993, Due date assignment procedures with dynamically updated coefficients for multi-level assembly job shops. European Journal of Operational Research, 68, 212-227.
2. Baker, K. R., 1984, Sequencing rules and due-date assignments in a job shop. Management Science, 30, 1093-1104.
3. Blackstone, J. H., Phillips, D. T., and Hogg, G. L., 1982, A state-of-the art survey of dispatching rules for manufacturing job shop operations. International Journal of Production Research.
4. Chen, H, Harrison, J. M, Mandelbaum, A, Achere, A V., and Wein, L. M, 1988, Empirical evaluation of a queueing network model for semiconductor wafer fabrication. Operations Research, 36, 202-215.
5. Connors, D. Feigin, G., and Yao D., 1994, Scheduling semiconductor lines using a fluid network model. IEEE Transactions on Robotics and A utomation, 10, 88-98.
6. Conway, R. W, 1965, Priority dispatching and job lateness in a job shop. Journal of Industrial Engineering, 16, 228-237.
7. Conway, R. W., and Maxwell, W. L., 1962, Network dispatching by the shortest-operation discipline. Operations Research, 10, 51-73.
8. Conway, R. W, Maxwell, W. L., and Miller, L.W, 1967, Theory of Scheduling (Massachusetts, USA: Addison-Wesley).
9. Dar-El, E. M., and Wysk, R. A, 1982, Job shop scheduling-a systematic approach. Journal of Manufacturing System, 1, 77-88.
10. Eilon, S., and Chowdhury, I. G, 1976, Due dates in job shop scheduling. International Journal of Production Research, 14, 223-237.
11. Fry, T., Philipoom, R., and Blackstone, J., 1988, A simulation study of processing time dispatching rules. Journal of Operations Management, 7, 77-92.
12. Hung, Y.-F., 1991, Corporate-level production planning with simulation feedback of parameters. Ph.D. Dissertation, College of Engineering, University of California, Berkeley, CA.
13. Hung, Y.-F., 1994, The development of object-oriented simulation library for semiconductor manufacturing. NSC project report.
14. Hung, Y.-F., and Leachman, R. C., 1996, A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations, IEEE Transactions on S emiconductor M anufacturing, 9, 257-269.
15. Kim, M H., and Kim, Y.-D., 1992, Simulation-based real-time Scheduling in a flexible manufacturing system. Journal of Manufacturing Systems, 13, 85-93.
16. Kumar, P. R., 1993, Re-entrant lines. Queueing Systems, 13, 87110.
17. Leachmanr, C., 1986, Preliminary design and development of a corporate-level production planning system for the semiconductor industry. OR Center, University of California, Berkeley.
18. Leachman, R. C., 1993, Modeling technique for automated production planning in the semiconductor industry. In T. A. Ciriani and R. C. Leachman (eds), Optimization in Industry (England: John Wiley), pp. 1-30.
19. Leachman, R. C., 1994, Production planning and scheduling practices across the semiconductor industry. ESRC report 94- 29/CSM-18, University of California at Berkeley.
20. Leachman, R. C., Solorzano, M, and Glassey, C. R., 1990, Queue management policy for the release of factory work orders. ESRC 88-19, Engineering systems Research Center, University of California at Berkeley, 1988. In proceedings of the First Symposium on Semiconductor Factory Management Systems, No. 16-17, 1990, Texas AandM University, College Station, TX (Research Triangle Park, N.C.: Semiconductor Research Corporation).
21. Lin, C.-Y., 1996, Shop floor scheduling of semiconductor wafer fabrication using real-time feedback control and prediction. Ph.D. Dissertation, Engineering-Industrial Engineering and Operations Research, University of California at Berkeley. Lippman, S. B., 1991, C++Primer, second edition (Massachusetts, USA: Addison-Wesley).
22. Little, J. D. C., 1961, A proof of the queueing formula L = AW. Operation Research, 9, 383-387.
23. Lu, S. C. H., Ramaswamy, D., and Kumar, P. R., 1994, Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants. IEEE Transactions on Semiconductor M anufacturing, 7, 374-388.
24. Lu, S. H., and Kumar, P. R., 1991, Distributed scheduling based on due dates and buffer priorities. IEEE Transactions on Automatic Control, 36, 1406-1416.
25. Miller, D. J., 1990, Simulation of a semiconductor manufacturing line, Communication of the ACM, 33, 98-108.
26. Ragatz, G L., and Mabert, V. A, 1988, An evaluation of order release mechanisms in a job-shop environment. Decision Sciences, 19, 167-189.
27. STROUSTRUP, B., 1991, The C+ + Programming Language, second edition (Massachusetts, USA: Addison-Wesley).
28. Sze, S. M., 1988, vlsi Technology, second edition (New York, USA: McGraw-Hill).
29. TyECIN Systems Inc., 1995, ManSim Users Manual (Los Altos, California, USA).
30. Uzsoy, R., Lee, C. Y., and Martin-Vega, L. A, 1992, A review of production planning and scheduling models in the semiconductor industry-part I: system characteristics, performance evaluation and production planning. iie Transactions, 24, 47-60.
31. Uzsoy, R., Lee, C. Y., and Martin-Vega, L. A, 1994, A review of production planning and scheduling models in the semiconductor industry-part II: shop-floor control. IIE Transactions, 26, 44-55.
32. Waikar, A. M., Sarker, B. R., and Lal, A M., 1995, A comparative study of some priority dispatching rules under different shop loads. Production Planning and Control, 6, 301-310.
33. Wein, L. M., 1988, Scheduling semiconductor wafer fabrication. IEEE Transaction on Semiconductor Manufacturing, 1, 115-130.
34. Zeestraten, M., 1990, The look ahead dispatching procedure. International Journal of Production Research, 28, 369-384.