A new paradigm for rule-based scheduling in the wafer probe centre

International Journal of Production Research

Volumn 46, Issue 15, 2008, Pages 4111-4133

  Chiang, T C ^a   Shen, Y S ^a   Fu, L C ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Dispatching rules; Paradigm; Scheduling; Wafer probe

Indexed keywords

GENETIC ALGORITHMS; SCHEDULING;

(E ,3E) PROCESS; ASSIGNMENT PROBLEM (AP); DISPATCHING RULES; DUE DATES; EXPERIMENTAL RESULTS; GENETIC ALGORITHM (GA); PAPER ADDRESSES; PERFORMANCE MEASURE (PF); RULE-BASED; SCHEDULING PROBLEMS; SEMICONDUCTOR MANUFACTURING INDUSTRY; SIMULATION STUDIES; WAFER PROBING; WEIGHTED SUMMATION;

BIOELECTRIC PHENOMENA;

EID: 46149091552     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540601137199     Document Type: Article

References (34)

1. Appleton-Day, K. and Shao, L., Real-time dispatch gets real-time results in AMD's Fab 25, in Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 1997, pp. 444-447.
2. Bertsekas, D.P., Linear Network Optimization: Algorithms and Codes, 1991 (MIT Press: Cambridge, MA).
3. Chen, J.-H., Fu, L.-C., Lin, M.-H. and Huang, A.-C., Petri-net and GA-based approach to modeling, scheduling, and performance evaluation for wafer fabrication. IEEE Trans. Robot. Autom., 2001, 17, 619-636.
4. Chen, Q., Xi, L. and Wang, Y., The impact of release times, lot size, and scheduling policy in an AT&T facility. Int. J. Adv. Manuf. Technol., 2005, 29, 577-583.
5. Chen, T.-R., Chang, T.-S., Chen, C.-W. and Kao, J., Scheduling for IC sort and test with preemptiveness via lagrangian relexation. IEEE Trans. Syst. Man Cybern., 1995, 25, 1249-1256.
6. Chern, C.-C. and Liu, Y.-L., Family-based scheduling rules of a sequence-dependent wafer fabrication system. IEEE Trans. Semicond. Manuf., 2003, 16, 15-25.
7. Dabbas, R.M., Chen, H.-N., Fowler, J.W. and Shunk, D., A combined dispatching criteria approach to scheduling semiconductor manufacturing systems. Comput. Ind. Eng., 2001, 39, 307-324.
8. Ellis, K.P., Lu, Y. and Bish, E.K., Scheduling of wafer test processes in semiconductor manufacturing. Int. J. Prod. Res., 2004, 42, 215-242.
9. Giegandt, A. and Nicholson, G., Better dispatch application - a success story, in Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, 1998, pp. 396-399.
10. Goldberg, D.E., Genetic Algorithms in Search, Optimization and Machine Learning, 1989 (Addison-Wesley: Reading, MA).
11. Ham, M. and Dillard, F., Dynamic photo stepper dispatching/scheduling in wafer fabrication, in Proceedings of International Symposium on Semiconductor Manufacturing, 2005, 75-79.
12. Hsieh, B.W., Chang, S.C. and Chen, C.H., Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation. IEEE Trans. Robot. Autom., 2001, 17, 599-608.
13. Huang, S.-C. and Lin, J.T., An interactive scheduler for a wafer probe center in semiconductor manufacturing. Int. J. Prod. Res., 1998, 36, 1883-1900.
14. Hung, Y.-F. and Chen, I.-R., A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication. Prod. Plan. Control, 1998, 9, 714-722.
15. Johri, P.K., Practical issues in scheduling and dispatching in semiconductor wafer fabrication. J. Manuf. Syst., 1992, 2, 474-485.
16. Kim, Y.-D., Kim, J.G., Choi, B. and Kim, H.-U., Production scheduling in a semiconductor wafer fabrication facility producing multiple product types with distinct due dates. IEEE Trans. Robot. Autom., 2001, 17, 589-598.
17. Kim, Y.-D., Kim, J.-U., Lim, S.-K. and Jun, H.-B., Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility. IEEE Trans. Semicond. Manuf., 1998a, 11, 155-164.
18. Kim, Y.-D., Lee, D.-H. and Kim, J.-U., A simulation study on lot release control, mask scheduling, and batch scheduling in semiconductor wafer fabrication facilities. J. Manuf. Syst., 1998b, 17, 107-117.
19. Lee, L.H., Tang, L.C. and Chan, S.C., Dispatching heuristic for wafer fabrication, in Proceedings of the 2001 Winter Simulation Conference, 2001, pp. 1215-1219.
20. Lee, Y.H., Park, J.W. and Kim, S.Y., Experimental study on input and bottleneck scheduling for a semiconductor fabrication line. IIE Trans., 2002, 34, 179-190.
21. Li, S., Tang, T. and Collins, D.W., Minimum inventory variability schedule with applications in semiconductor fabrication. IEEE Trans. Semicond. Manuf., 1996, 9, 145-149.
22. Lin, J.T., Wang, F.K. and Kuo, P.C., A parameterized-dispatching rule for a logic IC sort in a wafer fabrication. Prod. Plan. Control, 2005, 16, 426-436.
23. Lu, S.C.H., Ramaswamy, D. and Kumar, P.R., Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants. IEEE Trans. Semicond. Manuf., 1994, 7, 374-388.
24. Min, H.-S. and Yih, Y., Selection of dispatching rules on multiple dispatching decision points in real-time scheduling of a semiconductor wafer fabrication system. Int. J. Prod. Res., 2003, 41, 3921-3941.
25. Ovacik, I.M. and Uzsoy, R., Decomposition methods for scheduling semiconductor testing facilities. Int. J. Flex. Manuf. Syst., 1996, 8, 357-388.
26. Pearn, W.L., Chung, S.H. and Yang, M.H., The wafer probing scheduling problem (WPSP). J. Oper. Res. Soc., 2002,53, 864-874.
27. Pearn, W.L., Chung, S.H., Chen, A.Y. and Yang, M.H., A case study on the multistage IC final testing scheduling problem with reentry. Int. J. Prod. Econ., 2004, 88, 257-267.
28. Rose, O., Some issues of the critical ratio dispatch rule in semiconductor manufacturing, in Proceedings of Winter Simulation Conference, 2002, pp. 1401-1405.
29. Rose, O., Comparison of due-date oriented dispatch rules in semiconductor manufacturing, in Proceedings of Industrial Engineering Research Conference, 2003.
30. Sethi, S.P., Sriskandarajah, C., Chu, K.-F. and Yan, H., Efficient setup/dispatching policies in a semiconductor manufacturing facility, in Proceedings of the 38th Conference on Decision & Control, 1999, pp. 1368-1373.
31. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part I: system characteristics, performance evaluation and production planning. IIE Trans., 1992, 24, 47-58.
32. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry part II: shop-floor control. IIE Trans., 1994, 26, 44-55.
33. Yang, J. and Chang, T.-S., Multiobjective scheduling for IC sort and test with a simulation testbed. IEEE Trans. Semicond. Manuf., 1998, 11, 304-315.
34. Yoon, H.J. and Lee, D.Y., A control method to reduce the standard deviation of flow time in wafer fabrication. IEEE Trans. Semicond. Manuf., 2000, 13, 389-392.