Experimental study on input and bottleneck scheduling for a semiconductor fabrication line

IIE Transactions (Institute of Industrial Engineers)

Volumn 34, Issue 2, 2002, Pages 179-190

  Lee, Young Hoon ^a   Park, Jongkwan ^a   Kim, Sooyoung ^b  

^a Yonsei University   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0036468738     PISSN: 0740817X     EISSN: 15458830     Source Type: Journal    
DOI: 10.1080/07408170208928860     Document Type: Article

References (26)

1. Bitran, G.R., and Tirupati, D., (1988) Development and implementation of a scheduling system for a wafer fabrication facility. Operations Research, 36, 377–395.
2. Carrasco, J., Alptekin, S.E., and Krumme, L., (1999) Mixed integer programming applied to stepper scheduling, in Proceedings of the International Conference on Semiconductor Manufacrturing Operational Modeling ond Simulation, Fowler, W., Cochran, J., and Hilton, C., (eds), San Francisco, CA. pp. 62–66.
3. Chaoyang, L., Weidong, L., and Souza, R.D., (1999) The dynamics of semiconductor line and cycle time, in Proceedings of the International Conferecnce on Semiconductor Manufacturing Operational Modeling and Simulation, Fowler, W., Cochran, J., and Hilton, C., (eds), San Francisco, CA. pp. 139–143.
4. Demeester, L., and Tang, C., (1994) Reducing cycle time at an IBM wafer fabrication facility. Technical Paper, Anderson Graduate School of Management, University of California at Los Angeles,:Los Angeles, CA.
5. Ehteshami, B., Petrakian, R.G., and Shabe, P.M., (1992) Trade-offs in cycle time management:hot lots. IEEE Transactions on Semiconductor Manufacturing, 5, 101–106.
6. Glassey, P.G., (1990) A comparison of release rules using BLOCS/M simulations. ESRC Report, 90–15., The University of California at Berkeley, CA.
7. Glassey, C.R., and Resende, M.G.C., (1988 a) Closed-loop job release control for VSLl circuit manufacturing. IEEE Transactions on Semiconductor Manufacturing, 1, 36–46.
8. Glassey, C.R., and Resende, M.G.C., (1988b) A scheduling rule for job release in semiconductor fabrication.Operations Research Letters, 7, 213–217.
9. Kim, H., Kim, Y., and Kim, J., (2000) Batching and scheduling at batch processing workstation in a semiconductor fabrication facility producing multiple product types with distinct due dates, in Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing (MASM 2000), Cochran, J., Fowler, W., and Brown, S., (eds), Tempe, AZ. pp. 151–156.
10. Kim, S., Yea, S., and Kim, B., (2000) Stepper scheduling in semiconductor wafer fabrication process, in The Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing (MASM 2(00), Cochran, J., Fowler, W., and Brown, S., (eds), Tempe, AZ. pp. 157–162.
11. Kraft, C., (1993) Dynamic kanban semiconductor inventory management system., Technical Paper, Texas Instruments Inc., Sherman General Purpose Logic, Sherman, Texas.
12. Leachman, R.C., (1994) The competitive semiconductor manufacturing survey:second report on results of the main phase., CSM08 report. Department of Industrial Engineering and Operations Research, University of California at Berkeley,:Berkeley, CA.
13. Lee, Y.H., Bhaskuran, K., and Pinedo, M., (1997) A heuristic to minimize the total weighted tardiness with sequence-dependent setups. IIE Transactions, 29, 45–52.
14. Lee, Y.H., and Pinedo, M., (1997) Scheduling jobs on parallel machines with sequence-dependent setup times. European Journal of Operational Research, 100, 464–474.
15. Morrison, J., Janakiram, M., and Kumar, P.R., (1999) A comparative study of scheduling policies at Motorola fabs, in Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, Fowler, W., Cochran, J. and Hilton. C. (eds), San Francisco, CA. pp. 51–56.
16. Pierce, N.G., and Yurtsever, T., (1999) Dynamic dispatch and graphical monitoring system, in Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, Fowler. W., Cochran, J., and Hilton, C., (eds), San Francisco, CA. pp. 57–61.
17. Pierce, N.G., and Yurtsever, T., (2000) Value-based dispatching for semiconductor wafer fabrication, in Proceedings of the lnternational Conference on Modeling and Analysis of Semiconductor Manufacturing (MASM 2000), Cochran. J., Fowler, W., and Brown, S., (eds), Tempe, AZ. pp. 172–176.
18. Raman, N., Rachumadugu, R.V., and Talbot, F.B., (1989) Real-lime scheduling of an automated manufacturing center. European Journal of Operational Research, 40, 222–242.
19. Robinson, J., and Chance, F., (2000) Wafer fabrication cycle time management using MES data, in Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing (MASM 2000)., Cochran, J., Fowler, W., and Brown, S., (eds), Tempe, AZ. pp. 183–187.
20. Rose, O., (1999) Estimation of the cycle time distribution of a wafer fab by a simple simulation model, in Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation., Fowler, W., Cochran, J., and Hilton, C., (eds), San Francisco, CA. pp, 133–138.
21. Spearman, M.L., Woodruff, D.L., and Hopp, W.J., (1990) CONWIP:a pull alternative to kanban. lnternational Journal of Production Research, 28, 879–894.
22. Uzsoy, R., Lee, C.Y., and Martin-Vega, L.A., (1992) A review of production planning and scheduling models in the semiconductor industry, part I:system characteristics, performance evaluation, and production planning. IIE Transactions, 24, 47–60.
23. Uzsoy, R., Lee, C.Y., and Martin-Vega, L.A., (1994) A review of production planning and scheduling models in the semiconductor industry, part II:shop-floor control. IIE Transactions, 26, 44–55.
24. Vepsalainen, A., and Morton, T.E., (1987) Priority rules for job shops with weighted tardiness costs. Management Science, 33, 1035–1047.
25. Wein, L.M., (1988) Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 1, 115–129.
26. Wein, L.M., (1992) On the relationship between yield and cycle time in semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 5, 156–158.