Semiconductor manufacturing scheduling and dispatching: State of the art and survey of needs

International Series in Operations Research and Management Science

Volumn 89, Issue , 2006, Pages 213-241

  Pfund, Michele E ^a,b   Mason, Scott J ^a,b   Fowler, John W ^a,b  

^a ARIZONA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF ARKANSAS   (United States)

Author keywords

Dispatching; Scheduling; Semiconductor manufacturing

Indexed keywords

EID: 84955263052     PISSN: 08848289     EISSN: None     Source Type: Book Series    
DOI: None     Document Type: Chapter

References (24)

1. Adams, J., Balas, E., Zawack, D., 1988, The shifting bottleneck procedure for job shop scheduling. Management Science 34, 391-401.
2. Appleton-Day, K., Shao, L., 1997, Real-time dispatch gets real-time results in AMD's Fab 25, IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, 444-447.
3. Balas, E., Lenstra, J. K., Vazacopoulos, A., 1995, The one machine problem with delayed precedence constraints and its use in job shop scheduling, Management Science 41, 94-109.
4. Carlier, J. 1982, The one-machine scheduling problem, European Journal of Operational Research 11,42-47.
5. Cigolini, R., Comi, A., Micheletti, A., Perona, M., Portioli, A., 1999, Implementing new dispatching rules at SGS-Thomson Microelectronics, Production Planning & Control, 10 (1), 97-106.
6. Dabbas, R., Fowler, J., 2003, A new scheduling approach using combined dispatching criteria in wafer fabs, IEEE Transactions on Semiconductor Manufacturing, 16 (3), 501-510.
7. Dabbas, R., Fowler, J., Rollier, D., McCarville, D., 2003, Multiple response optimization using mixture designed experiments and desirability function in semiconductor scheduling, InternationalJournal of Production Research, 41 (5), 939-961.
8. Fowler, J., Brown, S., Carlyle, M., Gel, E., Mason, S., Monch, L., Rose, O., Runger, G., Sturm, R., 2002, A modified shifting bottleneck heuristic for scheduling wafer fabrication facilities, 12th Annual International Conference on Flexible Automation and Intelligent Manufacturing, Dresden, Germany, July 15-17, 2002, 1231-1236.
9. Fowler, J., Gel, E., Mason, S., Monch, L., Pflind, M., Rose, O., Runger, G., Sturm, R., 2005, Development and testing of a modified shifting bottleneck heuristic for scheduling wafer fabrication facilities, ASU Working Paper Series
10. Fowler, J., Robinson, J., 1995, Measurement and improvement of manufacturing capacity (MIMAC) project final report, SEMATECH Technology Transfer #95062861A-TR.
11. Holtsclaw, H. H., Uzsoy, R., 1996, Machine criticality measures and sub-problem solution procedures in shifting bottleneck methods: A computational study. Journal of the Operational Research Society 47 (5) 666-677.
12. Hsieh, M.D., Lin, A., Kuo, K., Wang, H.L., 2002, A decision support system of real time dispatching in semiconductor wafer fabrication with shortest process time in wet bench, 2002 Semiconductor Manufacturing Technology Workshop, 286-288.
13. ITRS, 2003, International Technology Roadmap for Semiconductors, http://public.itrs.net.
14. Leachman, R.C., Hodges, D.A., 1996, Benchmarking semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing 9 (2), 158-169.
15. Leachman, R.C., Kang, J., Lin, V., 2002, SLIM: short cycle time and low inventory in manufacturing at Samsung Electronics, Interfaces 32 (1), 61-77.
16. Lee, Y. H., M. L. Pinedo. 1997. Scheduling jobs on parallel machines with sequencedependent setup times. European Journal of Operational Research 100,464-474.
17. Mason, S.J., Fowler, J.W., Carlyle, W.M., 2002, A modified shifting bottleneck heuristic for minimizing the total weighted tardiness in a semiconductor wafer fab. Journal of Scheduling 5 (3), 241-262.
18. Monch, L., Rose, O., Sturm, R., 2004, A simulation framework for the performance assessment of shop-floor control systems, Simulation: Transactions of the Society for Computer Simulation International, 79, 163-170.
19. Ovacik, I. M., Uzsoy, R. 1997, Decomposition methods for complex factory scheduling problems, Kluwer Academic Publishers, Norwell, MA.
20. Pickerill, J., 2000, Better cycle time and on-time delivery via real-time dispatching. Solid State Technology, June 2000, 151-154.
21. Pinedo, M. L., M. Singer. 1999. A shifting bottleneck heuristic for minimizing the total weighted tardiness in a job shop. Naval Research Logistics 46, 1-17.
22. Uzsoy, R., C. Y. Lee, L. A. Martin-Vega. 1992, A review of production planning and scheduling models in the semiconductor industry Part I: system characteristics, performance evaluation, and production planning. HE Transactions: Scheduling & Logistics 24, 47-60.
23. Vepsalainen, A., T. Morton. 1987, Priority rules for job shops with weighted tardiness cost. Management Science 33(S), 1035-1047
24. Yang, T.Y., Huang, Y.F., Chen, W.Y., 1999, Dynamic dispatching model for bottleneck resource allocation, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, 353-354