A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication

International Journal of Production Research

Volumn 46, Issue 14, 2008, Pages 3801-3824

  Bahaji, N ^a   Kuhl, M E ^b  

^a Daifuku America Corp   (United States)

^b Rochester Institute of Technology   (United States)

Author keywords

Dispatching rules; Scheduling; Semiconductor manufacturing; Simulation

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MODAL ANALYSIS; OPTICAL DESIGN;

(R ,S ,S) POLICY; APPLICATION-SPECIFIC; COMPOSITE DISPATCHING RULES (CDR); DISPATCHING RULES; DUE DATES; FLOW-TIME; HIGH-VOLUME PRODUCTION; MULTI OBJECTIVES; PRODUCTION MODES; SEMI CONDUCTOR FABRICATION; SIMULATION STUDIES; STATISTICAL ANALYSIS (IGC: E4/K7); WAFER FABRICATIONS; WORK-IN-PROCESS (WIP);

WELL STIMULATION;

EID: 46149099616     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540600711879     Document Type: Article

References (47)

1. Anderson, E.J. and Nyirenda, J.C., Two new rules to minimise tardiness in a job shop. Int. J. Prod. Res., 1990, 28, 2277-2292.
2. Bahaji, N., Simulation study of the effect of dispatching rules and lot release strategies in semiconductor fabrication facilities. MS thesis, Louisiana State University, 2000.
3. Bhaskaran, K. and Pinedo, M., In Handbook of Industrial Engineering, edited by G. Salvendy, 1992 (John Wiley: New York, NY).
4. Blackstone, J.H., Phillips, D.T. and Hogg, G.L., A state-of-the-art survey of dispatching rules for manufacturing job shop operations. Int. J. Prod. Res., 1982, 20, 27-45.
5. Chevalier, P.B. and Wein, L.M., Scheduling networks of queues: Heavy traffic analysis of a multistation closed network. Op. Res., 1993, 41, 743-758.
6. Cigolini, R., Perona, M. and Portioli, A., Comparison of order review and release techniques in a dynamic and uncertain job shop environment. Int. J. Prod. Res., 1998, 36, 2931-2951.
7. Duenyas, I., A simple release policy for networks of queues with controllable inputs. Op. Res., 1994, 42, 1162-1171.
8. Ehteshami, B., Petrakian, R.G. and Shabe, P.M., Trade-offs in cycle time management: hot lots. IEEE Trans. Semicon. Manuf., 1992, 5, 101-106.
9. Feigin, G., Fowler, J.W., Robinson, J.K. and Leachman, R., Semiconductor wafer manufacturing data format specification. SEMATECH, 1994 (Austin: Texas).
10. Fordyce, K. and Sullivan, G., Logistics Management System (LMS): Integrating decision technologies for dispatch scheduling. In Intelligent Scheduling, edited by M. Zweben and M.S. Fox, 1994 (Morgan Kaufmann: San Francisco, CA).
11. Fowler, J.W., Brown, S., Gold, H. and Shoemig, A. Measurable improvements in cycle-time-constrained capacity, in Proceedings of the 1997 IEEE International Symposium on Semiconductor Manufacturing Conference, 1997, pp. A21-A24.
12. Fowler, J.W., Fu, M.C., Schruben, L.W., Brown, S., Chance, F., Cunningham, S., Hilton, C., Janikaram, M., Stafford, R. and Hutchby J., Operational modeling & simulation in semiconductor manufacturing, in Proceedings of the 1998 Winter Simulation Conference, 1998, pp. 1035-1040.
13. Fowler, J.W., Hogg, G.L. and Mason, S.J., Workload control in the semiconductor industry. Prod. Plan. & Cont., 2002, 13, 568-578.
14. Glassey, C.R. and Resende, M.G., Closed-loop job release control for VLSI circuit manufacturing. IEEE Trans. Semicon. Manuf., 1988, 1, 36-46.
15. Goldratt, E.M. and Fox, R.E., The Race, 1986 (North River Press: New York).
16. Graves, R.J. and Milne, R.J., A new method for order release. Prod. Plan. & Cont., 1997, 8, 332-342.
17. Gstettner, S. and Kuhn, H., Analysis of production control systems: Kanban and CONWIP. Int. J. Prod. Res., 1996, 34, 3253-3273.
18. Holthaus, O. and Rajendran, C, Efficient dispatching rules for scheduling in a job shop. Int. J. Prod. Econ., 1997, 48, 87-105.
19. Holthaus, O., Scheduling in job shops with machine breakdowns: an experimental study. Comp. & Indust. Eng., 1999, 36, 137-162.
20. Hopp, J.W. and Spearman, M.L., Factory Physics, 1996 (Irwin/McGraw Hill: Boston, MA).
21. Hopp, J.W. and Roof, M.L., Setting WIP levels with statistical throughput control (STC) in CONWIP production lines. Int. J. Prod. Res., 1998, 36, 867-882.
22. Johal, S., Cutting wafer fab cycle time. Future Fab Int., 1998, 1, 69-71.
23. Kim, Y.-D., Lee, D.-H., Kim, J.-U. and Roh, H.-K, A simulation study on lot release control, mask scheduling, and batch scheduling in semiconductor wafer fabrication facilities. J. Manuf. Syst., 1998, 17, 107-117.
24. Kim, Y.-D., Shim, S.-O., Choi, B. and Hwang, H., Simplification methods for accelerating simulation-based real-time scheduling in a semiconductor wafer fabrication facility. IEEE Trans. Semicon. Manuf., 2003, 16, 290-298.
25. Kutanoglu, E. and Sabuncuoglu, I., An analysis of heuristics in a dynamic job shop with weighted tardiness objectives. Int. J. Prod. Res., 1999, 37, 165-187.
26. Law, A.M. and Kelton, W.D., Simulation Modeling and Analysis, 1991 (McGraw Hill: New York, NY).
27. Li, S., Tang, T. and Collins, D.W., Minimum inventory variability schedule with applications in semiconductor fabrication. IEEE Trans. Semicon. Manuf., 1996, 9, 145-149.
28. Little, J.D., A proof of the queueing formula L = Lambda xW. Op. Res., 1961, 9, 383-387.
29. Lu, S.H. and Kumar, P.R., Distributed scheduling based on due dates and buffer priorities. IEEE Trans. on Auto. Cont., 1991, 36, 1406-1416.
30. Lu, S.C.H., Ramaswamy, D. and Kumar, P.R., Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants. IEEE Trans. Semicon. Manuf., 1994, 7, 374-380.
31. MacCarthy, B.L. and Liu, J., Addressing the gap in scheduling research: a review of optimisation and heuristic methods in production scheduling. Int. J. Prod. Res., 1993, 31, 59-79.
32. Mittler, M. and Schoemig, A.K., Comparison of dispatching rules for semiconductor manufacturing using large facility models, in Proceedings of the 1999 Winter Simulation Conference, 1999, pp. 709-713.
33. Monch, L. and Zimmermann, J., Improving the performance of dispatching rules in semiconductor manufacturing by iterative simulation, in Proceedings of the 2004 Winter Simulation Conference, 2004, pp. 1881-1887.
34. Mosley, S.A, Teyner, T. and Uzsoy, R.H., Maintenance scheduling and staffing policies in a wafer fabrication. IEEE Trans. Semicon. Manuf., 1998, 11, 317-323.
35. Ovacik, I.M. and Uzsoy, R., Exploiting shop floor status information to schedule complex job shops. J. Manuf. Syst., 1994, 13, 73-84.
36. Palmeri, V. and Collins, D.W., An analysis of the "k-step ahead" minimum inventory variability policy using SEMATECH semiconductor manufacturing data in a discrete-event simulation model, in ETFA Proceedings of the 1997 IEEE 6th International Conference on Emerging Technologies and Factory Automation, 1997, pp. 520-527.
37. Raghu, T.S. and Rajendran, C, An efficient dynamic dispatching rule for scheduling in a job shop. Int. J. Prod. Econ., 1993, 32, 301-313.
38. Rajendran, C. and Holthaus, O., A comparative study of dispatching rules in dynamic flowshops and jobshops. Eur. J. Op. Res., 1999, 116, 156-170.
39. Rippenhagen, C. and Krishnaswamy, S., Implementing the theory of constraints philosophy in highly reentrant systems, in Proceedings of the 1998 Winter Simulation Conference, 1998, pp. 993-996.
40. Rose, O., The Shortest Processing Time First (SPTF) dispatch rule and some variants in semiconductor manufacturing, in Proceedings of the 2001 Winter Simulation Conference, 2001, pp. 1220-1224.
41. Sandell, R. and Srinivasan, K., Evaluation of lot release policies for semiconductor manufacturing systems, in Proceedings of the 1996 Winter Simulation Conference, 1996, pp. 1014-1022.
42. Spearman, M.L., Woodruff, D.L. and Hopp, W.J., CONWIP: A pull alternative to Kanban. Int. J. Prod. Res., 1990, 28, 879-894.
43. Toothaker, L.E., Multiple Comparisons for Researchers, 1991 (Sage Publications: Newbury Park).
44. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part I: System characteristics, performance evaluation and production planning. IIE Trans., 1992, 24, 47-60.
45. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry, Part II: Shop floor control. IIE Trans., 1994, 26, 44-55.
46. Wein, L.M., Scheduling semiconductor wafer fabrication. IEEE Trans. Semicon. Manuf., 1988, 1, 115-126.
47. Wein, L.M. and Chevalier, P.B., A broader view of the job-shop scheduling problem. Manage. Sci., 1992, 38, 1018-1033.