Online cache modeling for commodity multicore processors

Operating Systems Review (ACM)

Volumn 44, Issue 4, 2010, Pages 19-29

  West, Richard ^a   Waldspurger, Carl A ^b   Zaroo, Puneet ^b   Zhang, Xiao ^c  

^a BOSTON UNIVERSITY   (United States)

^b VMWARE INC   (United States)

^c UNIVERSITY OF ROCHESTER   (United States)

Author keywords

CMPs; Multicore processors; Shared cache resource management

Indexed keywords

ACCURATE MEASUREMENT; CHIP-LEVEL; CMPS; COMMODITY PROCESSORS; HARDWARE RESOURCES; LIMITED INFORMATION; MANAGEMENT DECISIONS; MULTI-CORE PROCESSOR; MULTIPLE PROCESSORS; RESOURCE CONTENTION; SHARED CACHE; SHARED RESOURCES; UTILITY FUNCTIONS; VARIABLE PERFORMANCE;

NATURAL RESOURCES MANAGEMENT;

RESOURCE ALLOCATION;

EID: 78650744021     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1899928.1899931     Document Type: Article

References (33)

1. Advanced Micro Devices, Inc. Multi-Core Processors from AMD, 2009. http://multicore.amd.com/.
2. D. H. Albonesi. Selective cache ways: on-demand cache resource allocation. In ACM/IEEE International Symposium on Microarchitecture (MICRO '99), pages 248-259, November 1999.
3. E. Berg, H. Zeffer, and E. Hagersten. A statistical multiprocessor cache model. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS '06), pages 89-99, 2006.
4. J. M. Calandrino and J. H. Anderson. Cache-aware real-time scheduling on multicore platforms: Heuristics and a case study. In EuroMicro Conference on Real-Time Systems (ECRTS'08), pages 299-308, July 2008.
5. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In International Conference on Supercomputing (ICS'07), pages 242-252, June 2007.
6. S. Cho and L. Jin. Managing distributed, shared L2 caches through OS-level page allocation. In the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 455-468, 2006.
7. H. Dybdahl, P. Stenstrôm, and L. Natvig. A cache-partitioning aware replacement policy for chip multiprocessors. In High Performance Computing, volume 4297/2006, pages 22-34, 2006.
8. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. Patt. Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems. In Architectural Support for Programming Languages and Operating Systems (ASPLOS'10), pages 335-346, March 2010.
9. A. Fedorova, M. Seltzer, and M. D. Smith. Cache-fair thread scheduling for multicore processors. Technical Report TR-17-06, Harvard University, 2006.
10. J. Heinrich. MIPS R4000 Microprocessor User's Manual. MIPS Technologies, Inc., 1994.
11. Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3: System Programming Guide, June 2009.
12. Intel Corporation. Intel Multi-Core Technology, 2009. http://www.intel.com/multi-core/.
13. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In the 18th Annual International Conference on Supercomputing, pages 257-266, 2004.
14. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Parallel Architectures and Compilation Techniques (PACT '04), October 2004.
15. J. Liedtke, H. Härtig, and M. Hohmuth. OS-controlled cache predictability for real-time systems. In the 3rd IEEE Real-time Technology and Applications Symposium, 1997.
16. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In the 14th IEEE International Symposium on High Performance Computer Architecture, pages 367-378, 2008.
17. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for CMPs. In International Symposium on High-Performance Computer Architecture, pages 176-185, 2004.
18. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
19. J. Moses, K. Aisopos, A. Jaleel, R. Iyer, R. Illikkal, D. Newell, and S. Makineni. CMPSched$im: Evaluating OS/CMP interaction on shared cache management. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09), pages 113-122, April 2009.
20. A. Naveh, E. Rotem, A. Mendelson, S. Gochman, R. Chabukswar, K. Krishnan, and A. Kumar. Power and thermal management in the Intel Core Duo processor. Intel Technology Journal, 10(2):109-122, 2006.
21. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 423-132, 2006.
22. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven CMP cache management. In Parallel Architectures and Compilation Techniques (PACT'06), pages 2-12, September 2006.
23. P. Ranganathan, S. V. Adve, and N. P. Jouppi. Reconfigurable caches and their application to media processing. In the 27th Annual International Symposium on Computer Architecture, pages 214-224, June 2000.
24. T. Sherwood, B. Calder, and J. S. Emer. Reducing cache misses using hardware and software page placement. In International Conference on Supercomputing (ICS'99), June 1999.
25. S. Srikantaiah, M. Kandemir, and M. J. Irwin. Adaptive set pinning: Managing shared caches in CMPs. In Architectural Support for Programming Languages and Operating Systems (ASPLOS '08), March 2008.
26. G. E. Suh, S. Devadas, and L. Rudolph. Analytical cache models with applications to cache partitioning. In International Conference on Supercomputing (ICS '01), pages 1-12, June 2001.
27. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. Journal of Supercomputing, 28(1):7-26, April 2004.
28. D. Tam, R. Azimi, L. Soares, and M. Stumm. RapidMRC: Approximating L2 miss rate curves on commodity systems for online optimizations. In Architectural Support for Programming Languages and Operating Systems (ASPLOS '09), March 2009.
29. D. Tam, R. Azimi, and M. Stumm. Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In Proceedings of EuroSys 2007, pages 47-58, March 2007.
30. VMware, Inc. vSphere Resource Management Guide: ESX 4.0, ESXi4.0, vCenter Server 4.0, 2009.
31. X. Zhang, S. Dwarkadas, and K. Shen. Hardware execution throttling for multi-core resource management. In Proceedings of the USENIX Annual Technical Conference, June 2009.
32. L. Zhao, R. Iyer, R. Illikkal, J. Moses, D. Newell, and S. Makineni. CacheScouts: Fine-grain monitoring of shared caches in CMP platforms. In Parallel Architectures and Compilation Techniques (PACT '07), September 2007.
33. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. In Architectural Support for Programming Languages and Operating Systems (ASPLOS '10), pages 129-141, March 2010.