Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2009, Pages 250-261

  Awasthi, Manu ^a   Sudan, Kshitij ^a   Balasubramonian, Rajeev ^a   Carter, John ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Cache capacity allocation; Data page migration; Last level caches; Non uniform cache architectures (NUCA); Page coloring; Shadow memory addresses

Indexed keywords

BUFFER STORAGE; MEMORY ARCHITECTURE; MULTIPROGRAMMING;

CACHE CAPACITY; DATA/PAGE MIGRATION; LAST-LEVEL CACHES; NON-UNIFORM CACHE ARCHITECTURES; PAGE COLORINGS; SHADOW MEMORY;

DATA SHARING;

EID: 64949140362     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798260     Document Type: Conference Paper

References (42)

1. S. Akioka, F. Li, M. Kandemir, and M. J. Irwin. Ring Prediction for Non-Uniform Cache Architectures . In Proceedings of PACT-2007, September 2007.
2. B. Beckmann, M. Marty, and D. Wood. ASR: Adaptive Selective Replication for CMP Caches. In Proceedings of MICRO-39, December 2006.
3. B. Beckmann and D.Wood. Managing Wire Delay in Large Chip-Multiprocessor Caches. In Proceedings of MICRO-37, December 2004.
4. C. Benia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, 2008.
5. J. Carter, W. Hsieh, L. Stroller, M. Swanson, L. Zhang, E. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a Smarter Memory Controller. In Proceedings of HPCA-5, January 1999.
6. R. Chandra, S. Devine, B. Verghese, A. Gupta, and M. Rosenblum. Scheduling and page migration for multiprocessor compute servers. In Proceedings of ASPLOS-VI, 1994.
7. J. Chang and G. Sohi. Co-Operative Caching for Chip Multiprocessors. In Proceedings of ISCA-33, June 2006.
8. M. Chaudhuri. PageNUCA: Selected Policies for Page-grain Locality Management in Large Shared Chip- Multiprocessor Caches. In Proceedings of HPCA-15, 2009.
9. Z. Chishti, M. Powell, and T. Vijaykumar. Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures. In Proceedings of MICRO-36, December 2003.
10. Z. Chishti, M. Powell, and T. Vijaykumar. Optimizing Replication, Communication, and Capacity Allocation in CMPs. In Proceedings of ISCA-32, June 2005.
11. S. Cho and L. Jin. Managing Distributed, Shared L2 Caches through OS-Level Page Allocation. In Proceedings of MICRO-39, December 2006.
12. J. Corbalan, X. Martorell, and J. Labarta. Page Migration with Dynamic Space-Sharing Scheduling Policies: The case of SGIO200. International Journal of Parallel Programming, 32(4), 2004.
13. X. Ding, D. S. Nikopoulosi, S. Jiang, and X. Zhang. MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods . In Proceedings of ISPASS-2006, 2006.
14. H. Dybdahl and P. Stenstrom. An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors. In Proceedings of HPCA-13, February 2007.
15. B. Falsafi and D. Wood. Reactive NUMA: A Design for Unifying S-COMA and cc-NUMA. In Proceedings of ISCA-24, 1997.
16. E. Hagersten and M. Koster. WildFire: A Scalable Path for SMPs. In Proceedings of HPCA, 1999.
17. T. Horel and G. Lauterbach. Ultra SPARC III: Designing Third Generation 64-Bit Performance. IEEE Micro, 19(3), May/June 1999.
18. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. Keckler. A NUCA Substrate for Flexible CMP Cache Sharing. In Proceedings of ICS-19, June 2005.
19. R. Iyer, L. Zhao, F. Guo, R. Illikkal, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. QoS Policies and Architecture for Cache/Memory in CMP Platforms. In Proceedings of SIGMETRICS, June 2007.
20. Y. Jin, E. J. Kim, and K. H. Yum. A Domain-Specific On- Chip Network Design for Large Scale Cache Systems. In Proceedings of HPCA-13, February 2007.
21. R. E. Kessler and M. D. Hill. Page Placement Algorithms for Large Real-Indexed Caches. ACM Trans. Comput. Syst., 10(4):338?359, 1992.
22. C. Kim, D. Burger, and S. Keckler. An Adaptive, Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches. In Proceedings of ASPLOS-X, October 2002.
23. P. Kundu. On-Die Interconnects for Next Generation CMPs. In Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN), December 2006.
24. P. R. LaRowe and S. C. Ellis. Experimental comparison of memory management policies for numa multiprocessors. Technical report, Durham, NC, USA, 1990.
25. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In Proceedings of HPCA-14, February 2008.
26. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50?58, February 2002.
27. R. Min and Y. Hu. Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses. IEEE Trans. Comput., 50(11):1191?1201, 2001.
28. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In Proceedings of the 40th International Symposium on Microarchitecture (MICRO-40), December 2007.
29. M. Qureshi and Y. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proceedings of MICRO-39, December 2006.
30. N. Rafique,W. Lim, and M. Thottethodi. Architectural support for operating system-driven CMP cache management. In Proceedings of PACT-2006, September 2006.
31. J. Richard P. LaRowe and C. S. Ellis. Page placement policies for numa multiprocessors. J. Parallel Distrib. Comput., 11(2):112?129, 1991.
32. J. Richard P. LaRowe, J. T.Wilkes, and C. S. Ellis. Exploiting operating system support for dynamic page placement on a numa shared memory multiprocessor. In Proceedings of PPOPP, 1991.
33. A. Saulsbury, T. Wilkinson, J. Carter, and A. Landin. An Argument for Simple COMA. In Proceedings of HPCA, 1995.
34. E. Speight, H. Shafi, L. Zhang, and R. Rajamony. Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors. In Proceedings of ISCA-32, 2005.
35. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic Partitioning of Shared Cache Memory. J. Supercomput., 28(1):7?26, 2004.
36. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing L2 Caches in Multicore Systems. In Proceedings of CMPMSI, June 2007.
37. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In Proceedings of ISSCC, February 2007.
38. K. Varadarajan, S. Nandy, V. Sharda, A. Bharadwaj, R. Iyer, S. Makineni, and D. Newell. Molecular Caches: A Caching Structure for Dynamic Creation of Application-Specific Heterogeneous Cache Regions. In Proceedings of MICRO-39, December 2006.
39. B. Verghese, S. Devine, A. Gupta, and M. Rosenblum. Operating System Support for Improving Data Locality on CC-NUMA Compute Servers. SIGPLAN Not., 31(9):279-289, 1996.
40. H. S. Wang, L. S. Peh, and S. Malik. A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers. In IEEE Micro, Vol 24, No 1, January 2003.
41. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of ISCA-22, pages 24-36, June 1995.
42. M. Zhang and K. Asanovic. Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In Proceedings of ISCA-32, June 2005.