Reducing the harmful effects of last-level cache polluters with an os-level, software-only pollute buffer

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 258-269

  Soares, Livio ^a   Tarn, David ^a   Stumm, Michael ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE BEHAVIOR; CACHE POLLUTION; COMMODITY PROCESSORS; HARDWARE PERFORMANCE COUNTERS; HARMFUL EFFECTS; MEMORY ACCESS PATTERNS; NAS BENCHMARKS; NON-LOCALIZED; ONLINE PROFILING; OPERATING SYSTEMS; POWERPC; PROCESSOR CACHE; RUNTIME; WORKING SET;

COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS;

COMPUTER SOFTWARE REUSABILITY;

EID: 66749168716     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771796     Document Type: Conference Paper

References (32)

1. J. M. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. A. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl, "Continuous profiling: where have all the cycles gone?" ACM Transactions on Computer Systems, vol. 15, no. 4, pp. 357-390, 1997.
2. D. Bailey, T. Harris, W. Saphir, R. van der Wijingaart, A. Woo, and M. Yarrow, "The NAS parallel benchmarks 2.0," NASA, Tech. Rep. NAS-95-020, 1995.
3. E. Berg and E. Hagersten, "Fast data-locality profiling of native execution," in Intl. Conf. on Measurement and Modelling of Computer Systems (SIGMETRICS), 2005, pp. 169-180.
4. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam, "Compiler-directed page coloring for multiprocessors," in 7th Intl. Conf. on Arch. Support for Programming Languages and Operating Systems (ASPLOS), 1996, pp. 244-255.
5. D. Chandra, E. Guo, S. Kim, and Y. Solihin, "Predicting inter-thread cache contention on a chip multi-processor architecture," in 11th Intl. Symp. on High-Performance Computer Architecture (HPCA), 2005, pp. 340-351.
6. C.-H. Chi and H. Dietz, "Improving cache performance by selective cache bypass," in Twenty-Second Annual Hawaii International Conference on System Sciences, vol. 1, Architecture Track, 1989, pp. 277-285.
7. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in 39th Intl. Symp. on Microarchitecture (MICRO), 2006, pp. 455-468.
8. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos, "ProfileMe: hardware support for instruction-level profiling on out-of-order processors," in 30th Intl. Symp. on Microarchitecture (MICRO), 1997, pp. 292-302.
9. H. Dybdahl and P. Stenström, "Enhancing last-level cache performance by block bypassing and early miss determination," in Asia-Pacific Computer Systems Arch. Conf, 2006, pp. 52-66.
10. A. González, C. Aliagas, and M. Valero, "A data cache with multiple caching strategies tuned to different types of locality," in Intl. Conf. in Supercomputing (ICS), 1995, pp. 338-347.
11. T. L. Johnson, D. A. Connors, M. C. Merten, and W. mei W. Hwu, "Run-time cache bypassing," IEEE Transactions on Computers, vol. 48, no. 12, pp. 1338-1354, 1999.
12. R. E. Kessler and M. D. Hill, "Page placement algorithms for large real-indexed caches," ACM Transactions on Computer Systems, vol. 10, no. 4, pp. 338-359, 1992.
13. M. Kharbutli and Y. Solihin, "Counter-based cache replacement and bypassing algorithms," IEEE Transactions on Computers, vol. 57, no. 4, pp. 433-447, 2008.
14. J. Liedtke, H. Hartig, and M. Hohmuth, "OS-controlled cache predictability for real-time systems," in Real-Time Technology and Applications Symposium, 1997, pp. 213-227.
15. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems," in 14th Intl. Symp. on High-Performance Comp. Arch. (HPCA), 2008, pp. 367-378.
16. W. Lin and S. Reinhardt, "Predicting last-touch references under optimal replacement," University of Michigan, Tech. Rep. CSE-TR-447-02, 2002.
17. W. L. Lynch, B. K. Bray, and M. J. Flynn, "The effect of page allocation on caches," in 25th Intl. Symp. on Microarchitecture (MICRO), 1992, pp. 222-225.
18. E. Mueller, "Compiler support for software-based cache partitioning," in Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), 1995, pp. 125-133.
19. P. Petoumenos, G. Keramidas, H. Zeffer, S. Kaxiras, and E. Hagersten, "Modeling cache sharing on chip multiprocessor architectures," in Intl. Symp. on Workload Characterization (IISWC), 2006, pp. 160-171.
20. T. Piquet, O. Rochecouste, and A. Seznec, "Exploiting single-usage for effective memory management," in Asia-Pacific Computer Systems Architecture Conference, 2007, pp. 90-101.
21. L. R. Prabhat Jain, Srini Devadas, "Controlling cache pollution in prefetching with software-assisted cache replacement," MIT, Tech. Rep. CSG-462, 2001.
22. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, "Adaptive insertion policies for high performance caching," in Intl. Symp. on Comp. Arch. (ISCA), 2007, pp. 381-391.
23. T. Sherwood, B. Calder, and J. Emer, "Reducing cache misses using hardware and software page placement," in International Conference on Supercomputing (ICS), 1999, pp. 155-164.
24. R. L. Sites and A. Agarwal, "Multiprocessor cache analysis using ATUM," in International Symposium on Computer Architecture (ISCA), 1988, pp. 186-195.
25. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic partitioning of shared cache memory," Journal of Supercomputing, vol. 28, no. 1, pp. 7-26, 2004.
26. D. Tarn, R. Azimi, L. Soares, and M. Stumm, "Managing shared L2 caches on multicore systems in software," in Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
27. G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun, "A modified approach to data cache management," in 28th Intl. Symp. on Microarchitecture (MICRO), 1995, pp. 93-103.
28. X. Vera, B. Lisper, and J. Xue, "Data caches in multitasking hard real-time systems," in 24th IEEE International Real-Time Systems Symposium (RTSS), 2003, pp. 154-165.
29. A. Wolfe, "Software-based cache partitioning for real-time applications," Journal of Computer and Software Engineering, vol. 2, no. 3, pp. 315-327, 1994.
30. W. A. Wong and J.-L. Baer, "Modified LRU policies for improving second-level cache behavior," in 6th Intl. Symp. on High-Performance Comp. Arch. (HPCA), 2000, pp. 49-60.
31. Y. Wu, R. Rakvic, L.-L. Chen, C.-C. Miao, G. Chrysos, and J. Fang, "Compiler managed micro-cache bypassing for high performance EPIC processors," in Intl. Symp. on Microarchitecture (MICRO), 2002, pp. 134-145.
32. J. Zebchuk, E. Safl, and A. Moshovos, "A framework for coarse-grain optimizations in the on-chip memory hierarchy," in 40th Intl. Symp. on Microarchitecture (MICRO), 2007, pp. 314-327.