Balanced cache: Reducing conflict misses of direct-mapped caches through programmable decoders

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 155-166

  Zhang, Chuanjun ^a  

^a UNIVERSITY OF MISSOURI KANSAS CITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BALANCED CACHE; CACHE SETS; CLOCK FREQUENCY; PROGRAMMABLE DECODERS;

BENCHMARKING; DECODING; DEMODULATION; INFORMATION ANALYSIS; NATURAL FREQUENCIES;

BUFFER STORAGE;

EID: 33845906041     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.12     Document Type: Conference Paper

References (30)

1. A. Agarwal and S. D. Pudar, "Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches." In Proc, of the Int. Symp. on Computer Architecture, 1993, pp. 179-180.
2. A Agarwal, K Roy, TN Vijaykumar," Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology." In Proc. of Design, Automation, and Test in Europe Conference and Exhibition, 2003.
3. D. Burger and T.M. Austin, "The SimpleScalar Tool Set, Version 2.0," Univ. of Wisconsin-Madison Computer Sciences Dept. Technical Report #1342, June 1997.
4. Cadence Corporation, http://www.cadence.com
5. B. Calder, D, Grunwald, J. Emer, "Predictive sequential associative cache." In Proc. of the High Performance Computer Architecture, 1996, pp. 244 - 253.
6. B. Chung, and J. PMF, "LRU-Based Column Associative Caches," Camp. Arch. News, Vol. 26(2) May 1998, pp. 9-17.
7. B.N.Bershad, D.Lee, and J.B. Chen. "Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches" In Proc. of the Architecture Support for Programming Language and Operating Systems, 1994.
8. A. Efthymio and J.Garside,"An Adaptive Serial-Parallel CAM Architecture for Low-Power Cache Blocks." In Proc. of Int. Symp. Of Low Power Electronics and Design, 2002.
9. K Flautner, NS Kim, S Martin, D Blaauw, T Mudge," Drowsy caches: Simple techniques for reducing leakage power" In Proc. of the Int. Symp. on Computer Architecture, 2002.
10. K Ghose and MB Kamble, "Reducing power in superscalar processor caches using subbanking, multiple line buffers, and bit-line segmentation." In Proc. of IEEE Int. Symp. on Low Power Electronics and Design, 1999.
11. T. Givargis, "Improved Indexing for Cache Miss Reduction in Embedded Systems," In Proc. of Design Automation Conference, 2003.
12. IBM, http://www.ibm.com.
13. Standard Performance Evaluation Corporation, http://www.specbench.org/ osg/cpu2000/.
14. N. P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," In Proc. of IEEE Int. Symp. on Computer Architecture, pp. 364-373, May 1990.
15. T. Juan, T. Lang, and J. Navarro. "The Difference-bit Cache." In Proc. of the 27th Int. Symp. on Computer Architecture, 1996.
16. S Kaxiras, Z Hu, M Martonosi, "Cache decay: exploiting generational behavior to reduce cache leakage power." In Proceedings of Int. Symp. on Computer Architecture, 2001
17. M. Kharbutli, K. Irwin, Y. Solihin and J. Lee, "Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses," in Proceedings of the Tenth IEEE International Symposium on High Performance Computer Architecture, pp. 288-299, 2004.
18. L. Liu, "Cache Design with Partial Address Matching," in Proc. of the Int. Symp. on Microarchitecture, 1994.
19. J. Peir, W. Hsu, H. Young, and S. Ong, "Improving Cache Performance with Balanced Tag and Data Paths." In Proc. of the 7th Int. Conf. Architectural Support for Programming Languages and Operating Systems, 1996, pp. 268-278.
20. J. Peir, Y. Lee, and W. Hsu, "Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology." In Proc. of the 8th Int. Conf. on Architectural Support for Programming Language and Operating Systems, 1998, pp. 240-250.
21. G. Reinmann and N.P. Jouppi, "CACTI2.0: An Integrated Cache Timing and Power Model," 1999. COMPAQ Western Research Lab.
22. Santhanam, S., et al. A low-cost, 300-MHz, RISC CPU with attached media processor. IEEE Journal of Solid-State Circuits Vol. 33, NO. 11, 1998. pp. 1829-1839.
23. A. Seznec, "A Case for Two-Way Skewed-Associative Caches." In Proc. of the Int. Symp. on Computer Architecture, 1993.
24. C. T. Weaver. Pre-compiled SPEC2000 Alpha Binaries. Available at: http://www.simplescalar.org.
25. M. Yoshimoto, et.at., "A Divided Word-Line Structure in the Static RAM and its Application to a 64k Full CMOS RAM", IEEE J. Solid-State Circuits, Vol. SC-21,1983, pp. 479-485.
26. C. Zhang, "Balanced Instruction Cache: Reducing Conflict Misses of Direct-Mapped Caches through Balanced Subarray Accesses," IEEE Computer Architecture Letter, May 2005.
27. C. Zhang, "An Efficient Direct Mapped Instruction Cache for Application-Specific Embedded Systems," IEEE/ACM/IFIP International Conference on Hardware - Software Codesign and System Synthesis, Sep. 2005, New York.
28. C. Zhang, F. Vahid, and W. Najjar, "A Highly-Configurable Cache Architecture for Low Power embedded Systems." In Proc. of the Int. Symp. on Computer Architecture, 2003.
29. C. Zhang, F. Vahid, J. Yang, W. Najjar, "A way-halting cache for low-energy high-performance systems," ACM Transactions on Architecture and Code Optimization Archive Vol. 2, Issue 1, March 2005. pp. 34-54.
30. C. Zhang, X. Zhang, and Y. Yan, "Two Fast and High-Associativity Cache Schemes," IEEE Micro, Vol. 17(5), Sep/Oct 1997, pp. 40-49.