Concurrency-oriented verification and coverage of system-level designs

ACM Transactions on Design Automation of Electronic Systems

Volumn 16, Issue 4, 2011, Pages

  Sen, Alper ^a  

^a BOGAZICI UNIVERSITY   (Turkey)

Author keywords

Assertion based verification; Concurrency; Coverage; Mutation testing; Partial orders; Predictive verification; Simulation; SystemC

Indexed keywords

ASSERTION-BASED VERIFICATION; CONCURRENCY; COVERAGE; MUTATION TESTING; PARTIAL-ORDERS; PREDICTIVE VERIFICATION; SIMULATION; SYSTEMC;

COMPUTER SOFTWARE SELECTION AND EVALUATION; DESIGN; ERRORS; MICROPROCESSOR CHIPS; SOFTWARE TESTING;

MATHEMATICAL MODELS;

EID: 80155150223     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/2003695.2003697     Document Type: Article

References (47)

1. ABRAMOVICI, M., BREUER, M. A., AND FRIEDMAN, A. D. 1990. Digital Systems Testing and Testable Design. Computer Science Press, New York.
2. ANDREWS, J. H., BRIAND, L. C., AND LABICHE, Y. 2005. Is mutation an appropriate tool for testing experiments? In Proceedings of the 27th International Conference on Software Engineering (ICSE). 402-411.
3. BAILEY, B. 2009. Can mutation analysis help fix our broken coverage metrics? In Proceedings of the 4th International Haifa Verification Conference (HVC '08). 5-5.
4. BLANC, N. AND KROENING, D. 2010. Race analysis for systemc using model checking. ACM Trans. Des. Autom, Electron. Syst. 15, 3, 1-32.
5. BOMBIERI, N., FUMMI, F., AND PRAVADELLI, G. 2008. A mutation model for the SystemC TLM2.0 communication interfaces. In Proceedings of the Conference on Design Automation and Test in Europe (DATE). ACM, New York, 396-401.
6. BOMBIERI, N., FUMMI, F., PRAVADELLI, G., HAMPTON, M., AND LETOMBE, F. 2009. Functional qualification of TLM verification. In Proceedings of the Conference on Design Automation and Test in Europe (DATE). ACM, New York, 190-195.
7. BRADBURY, J., CORDY, J., AND DINGEL, J. 2006. Mutation operators for Concurrent Java (J2SE 5.0). In Workshop on Mutation Analysis, 2006. 11.
8. BUDD, T. A. 1981. Mutation analysis: Ideas, examples, problems and prospects. In Computer Program Testing, North-Holland, Amsterdam, 129-148.
9. CAMPENHOUT, D. V.,AL-ASAAD, H.,HAYES, J. P.,MUDGE, T., AND BROWN, R. B. 1998. High-level design verification of microprocessors via error modeling. ACM Trans. Des. Autom. Electron. Syst, 3, 4, 581-599. (Pubitemid 128733371)
10. CERTITUDE. 2010. Springsoft, Certitude website. http://www.springsoft. com/.
11. ECKER, W., ESEN, V., STEININGER, T., VELTEN, M., AND HULL, M. 2007. Implementation of a transaction level assertion framework in SystemC. In Proceedings of the Conference on Design Automation and Test in Europe (DATE). ACM, New York, 1-6.
12. FALLAH, F., DEVADAS, S., AND KEUTZER, K. 1998. OCCOM: Efficient computation of observability-based code coverage metrics for functional verification. In Proceedings of the Design Automation Conference (DAC). ACM, New York,152-157.
13. FARCHI, E., NIR, Y., AND UR, S. 2003. Concurrent bug patterns and how to test them. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS).
14. FOSTER, H. D., KROLNIK, A. C., AND LACEY, D. J. 2004. Assertion-Based Design 2nd Ed., Springer, Berlin.
15. FRANKL, P. G., WEISS, S. N., AND HU, C. 1997. All-uses vs mutation testing: An experimental comparison of effectiveness. J. Syst. Softw. 38, 3, 235-253. (Pubitemid 127384432)
16. FUMMI, F. AND PRAVADELLI, G. 2007. Too few or too many properties? Measure it by ATPG! J. Electron. Testing 23, 5, 373-388. (Pubitemid 350050696)
17. GARG, V. K. 2002. Elements of Distributed Computing. Wiley, New York.
18. GHENASSIA, F. 2005. Transaction-Level Modeling with SystemC. Springer, Berlin.
19. GROSSE, D. AND DRECHSLER, R. 2003. Formal verification of LTL formulas for SystemC designs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 245-248.
20. HABIBI, A. AND TAHAR, S. 2004. On the extension of SystemC by SystemVerilog assertions. In Proceedings of the Canadian Conference on Electrical and Computer Engineering. 1869-1872.
21. HAMPTON, M. AND PETITHOMME, S. 2007. Leveraging a commercial mutation analysis tool for research. In Proceedings of Testing: Academic and Industrial Conference Practice and Research Techniques (MUTATION' 07). 203-209.
22. HELMSTETTER, C., MARANINCHI, F., AND MAILLET-CONTOZ, L. 2009. Full simulation coverage for SystemC transaction-level models of systems-on-a-chip. Formal Methods Syst, Des. 35, 2, 152-189.
23. HELMSTETTER, C.,MARANINCHI, F.,MAILLET-CONTOZ, L., AND MOY, M. 2006. Automatic generation of schedulings for improving the test coverage of systems-on-a-chip. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD). 171-178. (Pubitemid 47159938)
24. HELMSTETTER, C. AND PONSINI, O. 2008. A comparison of two SystemC/TLM semantics for formal verification. In Proceedings of the International Conference on Formal Methods and Models for Co-Design (MEMOCODE). 59-68.
25. HSIAO, M. S., RUDNICK, E. M., AND PATEL, J. H. 2000. Dynamic state traversal for sequential circuit test generation. ACM Trans. Des. Autom. Electron. Syst. 5, 3, 548-565.
26. KASUYA, A. AND TESFAYE, T. 2007. Verification methodologies in a TLM-to-RTL design flow. In Proceedings of the Design Automation Conference (DAC). 199-204. (Pubitemid 47129953)
27. KUNDU, S., GANAI, M., AND GUPTA, R. 2008. Partial order reduction for scalable testing of SystemC TLM designs. In Proceedings of the 45th Annual Design Automation Conference (DAC'08). 936-941.
28. KUPFERMAN, O.,LI,W., AND SESHIA, S. A. 2008. A theory ofmutations with applications to vacuity, coverage, and fault tolerance. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD). 1-9.
29. LAMPORT, L. 1978. Time, clocks, and the ordering of events in a distributed system. Comm. ACM 21, 7, 558-565. (Pubitemid 8615486)
30. LI, N., PRAPHAMONTRIPONG, U., AND OFFUTT, J. 2009. An experimental comparison of four unit test criteria: Mutation, edge-pair, all-uses and prime path coverage. In Proceedings of the IEEE International Conference on Software Testing Verification and Validation Workshop. IEEE, Los Alamitos, CA, 220-229.
31. MA, Y.-S., OFFUTT, J., AND KWON, Y. R. 2005. MuJava: An automated class mutation system: Research articles. Softw. Test. Verification Reliability 15, 2, 97-133. (Pubitemid 40858060)
32. MITTAL,N. ANDGARG,V.K. 2001. Computation slicing: Techniques and theory. In Proceedings of the Symposium on Distributed Computing (DISC). 78-92.
33. OFFUTT, J.,AMMANN, P., AND LIU, L. 2006. Mutation testing implements grammar-based testing. In Proceedings of the 2nd Workshop on Mutation Analysis. 12.
34. OFFUTT, J. AND UNTCH, R. H. 2001. Mutation 2000: Uniting the Orthogonal. Kluwer, Amsterdam.
35. OSCI 2010. Open SystemC initiative, http://www.systemc.org/.
36. PINTO FERRAZ FABBRI, S. C., DELAMARO, M., MALDONADO, J., AND MASIERO, P. 1994. Mutation analysis testing for finite state machines. In Proceedings of the 5th International Symposium on Software Reliability Engineering. 220-229.
37. PIERRE, L. AND FERRO, L. 2008. A tractable and fast method for monitoring SystemC TLM specifications. IEEE Trans. Computers 57, 10, 1346-1356.
38. SCRV 2009. SystemC runtime verification toolbox (SCRV). http://mytrac.assembla.com/scrv/wiki.
39. SEN, A. AND GARG, V. K. 2007. Formal verification of simulation traces using computation slicing. IEEE Trans. Computers 56, 4, 511-527. (Pubitemid 46540231)
40. SEN, A.,OGALE, V., AND ABADIR,M. S. 2008. Predictive runtime verification of multi-processor SoCs in SystemC. In Proceedings of the Design Automation Conference (DAC). 948-953.
41. SEN, K., ROSU, G., AND AGHA, G. 2003. Runtime safety analysis of multithreaded programs. In Proceedings of the Symposium on the Foundations of Software Engineering (FSE).
42. TABAKOV, D.,VARDI,M. Y.,KAMHI, G., AND SINGERMAN, E. 2008. A temporal language for SystemC. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD). 1-9.
43. TASIRAN, S. AND KEUTZER, K. 2001. Coverage metrics for functional validation of hardware designs. IEEE Des. Test Comput. 18, 4, 36-45. (Pubitemid 32680584)
44. TONG, J. G., BOULE, M., AND ZILIC, Z. 2010. Defining and providing coverage for assertion-based dynamic verification. J. Electron. Testing 26, 2, 211-225.
45. VARDI, M. Y. 2007. Formal techniques for SystemC verification; position paper. In Proceedings of the Design Automation Conference (DAC). 188-192. (Pubitemid 47129951)
46. WALSH, P. J. 1985. A measure of test case completeness (software, engineering). Ph.D. dissertation, State University of New York at Binghamton.
47. WEISER, M. 1982. Programmers use slices when debugging. Comm. ACM 25, 7, 446-452. (Pubitemid 12550162)