Functional qualification of TLM verification

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 190-195

  Bombieri, Nicola ^a   Fummi, Franco ^a   Pravadelli, Graziano ^a   Hampton, Mark ^b   Letombe, Florian ^b  

^a UNIVERSITY OF VERONA   (Italy)

^b Certess   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EDA TOOLS; FUNCTIONAL VERIFICATION; ITS APPLICATIONS; MUTATION ANALYSIS; MUTATION MODELS; REAL CASE; TEST CASE; VERIFICATION ENVIRONMENT;

SOFTWARE TESTING;

EID: 70350048952     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090656     Document Type: Conference Paper

References (23)

1. R. A. DeMillo, R. J. Lipton, and F. G. Sayward, "Hints on test data selection: Help for the practicing programmer," IEEE Computer, vol. 11, no. 4, pp. 34-41, 1978.
2. D. Hyunsook and G. Rothermel, "On the use of mutation faults in empirical assessments of test case prioritization techniques," IEEE Transaction on Software Engineering, vol. 32, no. 9, pp. 733-752, Sept. 2006.
3. M. Abramovici, M. Breuer, and A. Friedman., Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990.
4. R. Guderlei, R. Just, C. Schneckenburger, and F. Schweiggert, "Benchmarking testing strategies with tools from mutation analysis," in ICSTW'08, 2008, pp. 360-364.
5. "CertitudeTM from Certess Inc.TM," http://www.certess.com.
6. J. Bergeron, Writing Testbenchs: Functional Verification of HDL Models. Kluwer Academic, 2000.
7. N. Bombieri, F. Fummi, and G. Pravadelli, "A mutation model for the SystemC TLM 2.0 communication interfaces," in Proc. of ACM/IEEE DATE, 2008, pp. 396-401.
8. D. Lee and M. Yannakakis, "Online minimization of transition systems (extended abstract)," in ACM STOC'92, 1992, pp. 264-274.
9. K.-T. Cheng and J.-Y. Jou, "A single-state-transition fault model for sequential machines," in IEEE ICCAD'90, 1990, pp. 226-229.
10. OSCI TLM-2.0 User Manual, http://www.systemc.org, June 2008.
11. H. Katagiri, K. Yasumoto, A. Kitajima, T. Higashino, and K. Taniguchi, "Hardware implementation of communication protocols modeled by concurrent efsms with multi-way synchronization," in ACM/IEEE DAC'00, 2000, pp. 762-767.
12. A. Zitouni, S. Badrouchi, and R. Tourki, "Communication architecture synthesis for multi-bus soc," Journal of Computer Science, vol. 2, no. 1, pp. 63-71, 2006.
13. T. Chow, "Testing software design modeled by finite state machines," IEEE Trans. on Software Engineering, vol. 4, no. 3, pp. 178-187, 1978.
14. S. C. Pinto Ferraz Fabbri, M. E. Delamaro, J. C. Maldonado, and P. C. Masiero, "Mutation analysis testing for finite state machines," in IEEE ISSRE'94, 1994, pp. 220-229.
15. M. E. Delamaro and J. C. Maldonado, "Proteum - A Tool for the Assessment of Test Adequacy for C Programs," in PCS'96, 1996, pp. 79-95.
16. A. P. Mathur, "Performance, effectiveness, and reliability issues in software testing," in COMPSAC'91, 1991, pp. 604-605.
17. A. J. Offutt, G. Rothermel, and C. Zapf, "An experimental evaluation of selective mutation," in ICSE'93, 1993, pp. 100-107.
18. G. Fraser and F. Wotawa, "Using Model-Checkers for Mutation-Based Test-Case Generation, Coverage Analysis and Specification Analysis," in ICSEA'06, 2006, pp. 16-22.
19. A. B. van der Wal, R. G. J. Arendsen, O. E. Herrmann, and A. C. Brombacher, "Hierarchical statistical verification of large full custom CMOS circuits," IEEE International Symposium on Circuits and Systems, vol. 1, pp. 443-446, 1994.
20. T. A. Budd, "Mutation analysis of program test data," Ph.D. dissertation, Yale University, New Haven CT, 1980.
21. Y.-S. Ma, J. Offutt, and Y. R. Kwon, "Mujava: an automated class mutation system," Software Testing, Verification and Reliability, vol. 15, no. 2, pp. 97-133, 2005.
22. M. Hampton, "Procédé et système d'évaluation de tests d'un programme d'ordinateur par analyse de mutations," French Patent FR2873832 for Certess SARL, 2006.
23. OSCI TLM-2.0 standard, http://www.systemc.org.