A comparison of two SystemC/TLM semantics for formal verification

Proceedings - 6th ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'08

Volumn , Issue , 2008, Pages 59-68

  Helmstetter, Claude ^a   Ponsini, Olivier ^b  

^a LIAMA CASIA   (China)

^b INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COBALT; COBALT COMPOUNDS; EMBEDDED SYSTEMS; FORMAL LANGUAGES; INFORMATION THEORY; VERIFICATION;

CO DESIGNS; INTERNATIONAL CONFERENCES;

FORMAL METHODS;

EID: 51349103452     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MEMCOD.2008.4547687     Document Type: Conference Paper

References (20)

1. D. Cansell, D. Méry, and C. Proch. Modelling SystemC scheduler by refinement. In ISOLA, Sept. 2005.
2. S. C. Cheung and J. Kramer. Context constraints for compositional reachability analysis. ACM Transactions on Software Engineering and Methodology, 5(4):334-377, 1996.
3. R. Drechsler and D. Groβe. Reachability analysis for formal verification of systemc. In DSD, pages 337-340. IEEE, Sept. 2002.
4. H. Garavel and F. Lang. SVL: a scripting language for compositional verification. In FORTE, pages 377-392, Aug. 2001.
5. H. Garavel, F. Lang, R. Mateescu, and W. Serwe. CADP 2006: A toolbox for the construction and analysis of distributed processes. In CAV, volume 4590 of LNCS, pages 158-163, July 2007.
6. F. Ghenassia. editor. Transaction-Level Modeling with System C. TLM Concepts and Applications for Embedded Systems. Springer, June 2005.
7. D. Groβe and R. Drechsler. CheckSyC: an efficient property checker for RTL SystemC designs. In ISCAS, volume 4, pages 4167-4170, May 2005.
8. C. Helmstetter. Validating Models of Systems-on-a-Chip in the Presence of Nondeterministic Schedulings and Loose Timings. PhD thesis, INPG, 2007.
9. C. Helmstetter, F. Maraninchi, and L. Maillet-Contoz. Test coverage for loose timing annotations. In FMICS, pages 100-115, Aug. 2006.
10. ISO-8807. Lotos, a formal description technique based on the temporal ordering of observational behaviour, 1989.
11. D. Karlsson, P. Eles, and Z. Peng. Formal verification of SystemC designs using a petri-net based representation. In DATE, pages 1228-1233, Mar. 2006.
12. D. Kroening and N. Sharygina. Formal verification of SystemC by automatic hardware/software partitioning. In MEMOCODE, pages 101-110. IEEE, July 2005.
13. M. Moy, F. Maraninchi, and L. Maillet-Contoz. LusSy: an open tool for the analysis of systems-on-a-chip at the transaction level. Design Automation for Embedded Systems, 10(2-3):73-104, Sept. 2005.
14. B. Niemann and C. Haubelt. Formalizing TLM with communicating state machines. In FDL, pages 285-292, Sept. 2006.
15. Open SystemC Initiative. SystemC v2.1 Language Reference Manual (IEEE Std 1666-2005), 2005.
16. O. Ponsini and W. Serwe. A schedulerless semantics of TLM models written in SystemC via translation into LOTOS. In FM, volume 5014 of LNCS, May 2008.
17. OSCI SystemC TLM 2.0, draft 2 for public review, 2007.
18. C. Traulsen, J. Cornet, M. Moy, and F. Maraninchi. A SystemC/TLM semantics in Promela and its possible applications. In SPIN Workshop, pages 204-222, July 2007.
19. M. Y. Vardi. Formal techniques for SystemC verification. In DAC, pages 188-192, June 2007.
20. P. Wodey, G. Camarroque, R. Hersemeule, and J.-P. Cousin. LOTOS code generation for model checking of STBus based SoC: the STBus interconnect. In MEMOCODE, pages 204-213. IEEE, June 2003.