Too few or too many properties? Measure it by ATPG!

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 23, Issue 5, 2007, Pages 373-388

  Fummi, Franco ^a   Pravadelli, Graziano ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

Functional fault model; Functional verification; Model checking; Property coverage; Property optimization

Indexed keywords

MODEL CHECKING; OPTIMIZATION; SPECIFICATIONS; THEOREM PROVING;

FUNCTIONAL FAULT MODELS; FUNCTIONAL VERIFICATION; PROPERTY COVERAGE; PROPERTY OPTIMIZATION;

ELECTRONIC EQUIPMENT TESTING;

EID: 35748946608     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/s10836-007-5015-5     Document Type: Article

References (26)

1. Abarbanel Y, Beer I, Gluhovsky L, Keidar S, Wolfsthal Y (2000) FoCs-Automatic generation of simulation checkers from formal specifications. In: Proc. of CAV, vol 1855 of LNCS. Springer-Verlag, pp 538-542
2. Cheng K-T, Jou J-Y (1990) A single-state-transition fault model for sequential machines. In: Proc. of IEEE ICCAD, pp 226-229
3. Clarke E, Grumberg D, Peled D (2000) Model checking. MIT Press
4. Clarke E, Grumberg O, McMillan K, Zhao X (1995) Efficient generation of counterexamples and witnesses in symbolic model checking. In: Proc. of ACM/IEEE DAC, pp 427-432
5. Chockler H, Kupferman O, Kurshan RP, Vardi MY (2001) A practical approach to coverage in model checking. In: Proc. of CAV, pp 66-78
6. Chockler H, Kupferman O, Vardi MY (2001) Coverage metrics for temporal logic model checking. In: Proc. of international conference on tools and algorithms for the construction and analysis of systems, vol 2031 of LNCS. Springer, New York, NY, pp 528-542
7. Chockler H, Kupferman O, Vardi MY (2003) Coverage metrics for formal verification. In: Correct hardware design and verification methods, vol 2860 of LNCS. Springer, New York, NY, pp 111-125
8. Department of Electrical and Computer Engineering at the University of Texas, Austin (1999) Texas97 benchmarks. In: http://embedded.eecs.berkeley.edu/ research/vis/texas-97
9. Di Guglielmo G, Fummi F, Marconcini C, Pravadelli G (2006) FATE: a functional ATPG to traverse unstabilized EFSMs. In: Proc. of IEEE ETS, pp 179-184
10. Emerson E, Halpen J (1985) Decision procedures and expressiveness in the temporal logic of branching time. J Comput Syst Sci 30:1-24
11. Fedeli A, Fummi F, Pravadelli G, Rossi U, Toto F (2003) On the use of a high-level fault model to check properties incompleteness. In: Proc. of ACM/IEEE MEMOCODE, pp 145-152
12. Ferrandi F, Fummi F, Gerli L, Sciuto D (1999) Symbolic functional vector generation for VHDL specifications. In: Proc. of IEEE DATE, pp 442-446
13. Fin A, Fummi F (2003) Laerte++: an object oriented high-level TPG for systemC designs. In: Languages for system specification: Selected contributions on UML, systemC, system Verilog, mixed-signal systems, and property specification from FDL'03, pp 105-107
14. Harris I (2003) Fault models and test generation for hardware-software covalidation. IEEE Des Test Comput 20(4):40-47
15. Hoskote Y, Kam T, Ho PH, Zao X (1999) Coverage estimation for symbolic model checking. In: Proc. of ACM/IEEE DAC, pp 300-305
16. Jayakumar N, Purandare M, Somenzi F (2003) Dos and don'ts of CTL state coverage estimation. In: Proc. of ACM/IEEE DAC, pp 292-295
17. Katz S, Grumberg O, Geist D (1999) Have I written enough properties? - A method of comparison between specification and implementation. In: Correct hardware design and verification methods, vol 1703 of LNCS. Springer, New York, NY, pp 280-297
18. Lee T-C, Hsiung P-A (2004) Mutation coverage estimation for model checking. In: Proc. of international symposium on automated technology for verification and analysis, vol 3299 of LNCS. Springer, pp 534-368
19. Lichtenstein O, Pnueli A (2000) Propositional temporal logics: decidability and completeness. Log J IGPL 8:55-85
20. McMillan KL (1993) Symbolic model checking. Kluwer, Norwell, MA
21. Politecnico di Torino (1999) ITC-99 benchmarks. In: http://www.cad. polito.it/tools/itc99.html
22. Reynolds M (2001) An axiomatization of full computation tree logic. J Symb Log 66(3):1011-1057
23. Santos MB, Gonçalves FM, Teixeira IC, Teixeira JP (2000) RTL-based functional test generation for high defects coverage in digital SoCs. In: Proc. of IEEE ETW, pp 99-104
24. Taziran S, Keutzer K (2001) Coverage metrics for functional validation of hardware design. IEEE Des Test Comput 18(4):36-45
25. Xu X, Kimura S, Horikawa K, Tsuchiya T (2005) Transition traversal coverage estimation for symbolic model checking. In: Proc. of ACM/IEEE MEMOCODE, pp 259-26
26. Xu X, Kimura S, Horikawa K, Tsuchiya T (2006) Transition-based coverage estimation for symbolic model checking. In: Proc. of ACM/IEEE ASP-DAC, pp 1-6