Defining and providing coverage for assertion-based dynamic verification

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 26, Issue 2, 2010, Pages 211-225

  Tong, Jason G ^a   Boulé, Marc ^a   Zilic, Zeljko ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

Assertions; Automata; Coverage; Test generation; Testing; Verification

Indexed keywords

ASSERTIONS; AUTOMATA; BASED SPECIFICATION; COVERAGE METRICS; DESIGN SPECIFICATION; DYNAMIC VERIFICATIONS; NONDETERMINISTIC AUTOMATA; TEST GENERATIONS; TEST SCENARIO; TEST SEQUENCE;

ROBOTS; SPECIFICATIONS; TRANSLATION (LANGUAGES);

TESTING;

EID: 77954565055     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/s10836-010-5148-9     Document Type: Conference Paper

References (29)

1. Ammann P, Offutt J (2008) Introduction to software testing. Cambridge University Press, New York
2. Anderson TL (2005) Coverage is the heart of verification. EETimes. Available online: http://www.eetimes.com/news/design/features/showArticle.jhtml? articleID=60400630
3. Ball T, Kupferman O (2008) Vacuity in testing. In: Test and proofs, ser. Lecture notes in computer science, vol 4966. Springer, Berlin, pp 4-17
4. Beer I, Ben-David S, Eisner C, Rodeh Y (2001) Efficient detection of vacuity in temporal model checking. Form Methods Syst Des 18 (2):141-163
5. Bening L, Foster H (2001) Principles of verifiable RTL design. Kluwer Academic, Norwell
6. Boulé M, Chenard J, Zilic Z (2006) Adding debug enhancements to assertion checkers for hardware emulation and silicon debug. In: International conference on computer design, pp 294-299
7. Boulé M, Chenard J, Zilic Z (2007) Assertion checkers in verification, silicon debug and in-field diagnosis. In: Proceedings of the IEEE international symposium on quality electronic design, pp 613-620
8. Boulé M, Chenard J, Zilic Z (2007) Debug enhancements in assertion-checker generation. IET Comput Digit Tech 1 (6):669-677
9. Boulé M, Zilic Z (2007) Efficient automata-based assertionchecker synthesis of SEREs for hardware emulation. In: ASP-DAC '07: proceedings of the 2007 conference on Asia South Pacific design automation. IEEE Computer Society, Washington, DC, pp 324-329
10. Boulé M, Zilic Z (2008) Automata-based assertion-checker synthesis of PSL properties. ACM Transact Des Automat Electron Syst 13 (1):1-21
11. Boulé M, Zilic Z (2008) Generating hardware assertion checkers: for hardware verification, emulation, postfabrication debugging and on-line monitoring. Springer, Berlin
12. Brzozowski J (1962) Canonical regular expressions and minimal state graphs for definite events. Math Theory Automata 12:529-561
13. Calamé J (2006) Specification-based test generation with TGV. Centrum voor Wiskunde en Informatica
14. Chatterjee D, Bertacco V (2009) Activity-based refinement for abstraction-guided simulation. In: Proceedings of IEEE high-level design validation and test workshop, pp 146-153
15. Cheng K, Krishnakumar A (1993) Automatic functional test generation using the extended finite state machine model. In: Proceedings of the 30th international conference on design automation. ACM, New York, pp 86-91
16. Eisner C, Fisman D (2006) A practical introduction to PSL (Series on integrated circuits and systems). Springer, New York
17. Foster H (2009) Applied assertion-based verification: an industry perspective. Found Trends Electron Des Autom 3 (1):1-95
18. Foster H, Lacey D, Krolnik A (2003) Assertion-based design. Kluwer Academic, Norwell
19. Hierons RM, et al (2009) Using formal specifications to support testing. ACM Comput Surv 41 (2):1-76
20. Hopcroft J, Motwani R, Ullman J (2000) Introduction to automata theory, languages, and computation, 2nd edn. Addison Wesley, Reading
21. Koo H-M, Mishra P (2006) Test generation using SAT-based bounded model checking for validation of pipelined processors. In: GLSVLSI '06: proceedings of the 16th ACM Great Lakes symposium on VLSI. ACM, New York, pp 362-365 (Pubitemid 44729277)
22. Kupferman O, Vardi M (2003) Vacuity detection in temporal model checking. Int J Softw Tools Technol Transf 4 (2):224-233
23. Mathaikutty DA, Ahuja S, Dingankar A, Shukla S (2007) Model-driven test generation for system level validation. In: High-level design, validation, and test workshop, IEEE international, pp 83-90
24. Oddos Y, Morin-Allory K, Borrione D, Boulé M, Zilic Z (2009) MYGEN: automata-based on-line test generator for assertion-based verification. In: GLSVLSI '09: proceedings of the 19th ACM Great Lakes symposium on VLSI. ACM, New York, pp 75-80
25. Pal B, Banerjee A, Sinha A, Dasgupta P (2008) Accelerating assertion coverage with adaptive testbenches. IEEE Trans Comput-Aided Des Integr Circuits Syst 27 (5):967-972
26. Shimizu K, Dill DL (2002) Deriving a simulation input generator and a coverage metric from a formal specification. In: DAC '02: proceedings of the 39th annual design automation conference. ACM, New York, pp 801-806
27. Sordoillet J, Davey S (2006) Integrated, comprehensive assertion-based coverage. EDA Tech Forum 3 (1):22-25
28. Vijayaraghavan S, Ramanathan M (2005) A practical guide for systemVerilog assertions. Springer, Berlin
29. Yuan J, Pixley C, Aziz A (2006) Constraint-based verification. Springer, Berlin