![]() |
Volumn 4, Issue , 2004, Pages 1869-1872
|
On the extension of systemC by SystemVerilog assertions
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ASSERTION BASED VERIFICATION (ABV);
SYSTEM LEVEL LANGUAGES (SLL);
SYSTEM-ON-A-CHIP;
SYSTEMVERILOG ASSERTIONS;
CHIP SCALE PACKAGES;
COMPUTER ARCHITECTURE;
COMPUTER SIMULATION;
COMPUTER SOFTWARE;
OBJECT ORIENTED PROGRAMMING;
SEMANTICS;
C (PROGRAMMING LANGUAGE);
|
EID: 4944240463
PISSN: 08407789
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/CCECE.2004.1347573 Document Type: Conference Paper |
Times cited : (15)
|
References (10)
|