메뉴 건너뛰기




Volumn 4, Issue , 2004, Pages 1869-1872

On the extension of systemC by SystemVerilog assertions

Author keywords

[No Author keywords available]

Indexed keywords

ASSERTION BASED VERIFICATION (ABV); SYSTEM LEVEL LANGUAGES (SLL); SYSTEM-ON-A-CHIP; SYSTEMVERILOG ASSERTIONS;

EID: 4944240463     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2004.1347573     Document Type: Conference Paper
Times cited : (15)

References (10)
  • 6
    • 0029697462 scopus 로고    scopus 로고
    • I'm done simulating: Now what? verification coverage analysis and correctness checking of the DEC-chip21164 alpha microprocessor
    • M. Kantrowitz and L. Noack. &I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DEC-chip21164 Alpha Microprocessor&. In Proc. ACM/IEEE Design Automation Conference, 1996.
    • (1996) Proc. ACM/IEEE Design Automation Conference
    • Kantrowitz, M.1    Noack, L.2
  • 9
    • 84862434846 scopus 로고    scopus 로고
    • SystemC: http://www.systemc.org, 2004.
    • (2004)
  • 10
    • 84862428949 scopus 로고    scopus 로고
    • VHDL-200X (The Future of VHDL): http://www.eda.org/vhdl-200x, 2004.
    • (2004)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.