SyReC: A programming language for synthesis of reversible circuits

IET Seminar Digest

Volumn 2010, Issue 2, 2010, Pages 184-189

  Wille, Robert ^a   Offermann, Sebastian ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTION REPRESENTATION; COMPLEX CIRCUITS; DECISION DIAGRAM; EMERGING TECHNOLOGIES; HIERARCHICAL APPROACH; LOW-POWER DESIGN; PROGRAMMING LANGUAGE; QUANTUM COMPUTING; REVERSIBLE CIRCUITS; REVERSIBLE LOGIC; TRUTH TABLES;

ADA (PROGRAMMING LANGUAGE); BOOLEAN FUNCTIONS; COMPUTER PROGRAMMING LANGUAGES; LOGIC GATES; QUANTUM COMPUTERS; SOFTWARE DESIGN; SPECIFICATIONS;

LOGIC CIRCUITS;

EID: 79960589659     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ic.2010.0150     Document Type: Conference Paper

References (37)

1. V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G. I. Bourianoff, "Limits to binary logic switch scaling - a gedanken model," Proc. of the IEEE, vol. 91, no. 11, pp. 1934-1939, 2003. (Pubitemid 40890796)
2. R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Res. Dev., vol. 5, p. 183, 1961.
3. C. H. Bennett, "Logical reversibility of computation," IBM J. Res. Dev, vol. 17, no. 6, pp. 525-532, 1973.
4. B. Desoete and A. D. Vos, "A reversible carry-look-ahead adder using control gates," INTEGRATION, the VLSI Jour., vol. 33, no. 1-2, pp. 89-104, 2002. (Pubitemid 35459786)
5. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge Univ. Press, 2000.
6. P. W. Shor, "Algorithms for quantum computation: discrete logarithms and factoring," Foundations of Computer Science, pp. 124-134, 1994.
7. L. M. K. Vandersypen, M. Steffen, G. Breyta, C. S. Yannoni, M. H. Sherwood, and I. L. Chuang, "Experimental realization of shor's quantum factoring algorithm using nuclear magnetic resonance," Nature, vol. 414, p. 883, 2001.
8. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 22, no. 6, pp. 710-722, 2003.
9. D. Maslov, G. W. Dueck, and D. M. Miller, "Toffoli network synthesis with templates," IEEE Trans. on CAD, vol. 24, no. 6, pp. 807-817, 2005. (Pubitemid 40818745)
10. P. Gupta, A. Agrawal, and N. K. Jha, "An algorithm for synthesis of reversible logic circuits," IEEE Trans. on CAD, vol. 25, no. 11, pp. 2317-2330, 2006.
11. D. Maslov, G.W. Dueck, and D. M. Miller, "Techniques for the synthesis of reversible toffoli networks," ACM Trans. on Design Automation of Electronic Systems, vol. 12, no. 4, 2007.
12. R. Wille, H. M. Le, G. W. Dueck, and D. Große, "Quantified synthesis of reversible logic," in Design, Automation and Test in Europe, 2008, pp. 1015-1020.
13. R. Wille and R. Drechsler, "BDD-based synthesis of reversible logic for large functions," in Design Automation Conf., 2009.
14. J. Zhong and J. Muzio, "Using crosspoint faults in simplifying Toffoli networks," in IEEE North-East Workshop on Circuits and Systems, 2006, pp. 129-132. (Pubitemid 46948311)
15. D. Y. Feinstein, M. A. Thornton, and D. M. Miller, "Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits," in Design, Automation and Test in Europe, 2008, pp. 1378-1381.
16. G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Checking equivalence of quantum circuits and states," in Int'l Conf. on CAD, 2007, pp. 69-74.
17. S.-A. Wang, C.-Y. Lu, I.-M. Tsai, and S.-Y. Kuo, "An XQDD-based verification method for quantum circuits," IEICE Transactions, vol. 91- A, no. 2, pp. 584-594, 2008.
18. R. Wille, D. Große, D. M. Miller, and R. Drechsler, "Equivalence checking of reversible circuits," in Int'l Symp. on Multi-Valued Logic, 2009, pp. 324-330.
19. K. N. Patel, J. P. Hayes, and I. L. Markov, "Fault testing for reversible circuits," IEEE Trans. on CAD, vol. 23, no. 8, pp. 1220-1230, 2004.
20. M. Perkowski, J. Biamonte, and M. Lukac, "Test generation and fault localization for quantum circuits," in Int'l Symp. on Multi-Valued Logic, 2005, pp. 62-68. (Pubitemid 41284326)
21. I. Polian, T. Fiehn, B. Becker, and J. P. Hayes, "A family of logical fault models for reversible circuits," in Asian Test Symp., 2005, pp. 422-427. (Pubitemid 46228381)
22. R. Wille, D. Große, S. Frehse, G. W. Dueck, and R. Drechsler, "Debugging of Toffoli networks," in Design, Automation and Test in Europe, 2009, pp. 1284-1289.
23. R. Lipsett, C. Schaefer, and C. Ussery, VHDL: Hardware Description and Design. Intermetrics, Inc.: Kluwer Academic Publishers, 1989.
24. T. Grötker, S. Liao, G. Martin, and S. Swan, System Design with SystemC. Kluwer Academic Publishers, 2002.
25. S. Sutherland, S. Davidmann, and P. Flake, System Verilog for Design and Modeling. Kluwer Academic Publishers, 2004.
26. S. Abramsky, "A structural approach to reversible computation," Theor. Comput. Sci., vol. 347, no. 3, pp. 441-464, 2005. (Pubitemid 41625596)
27. A. D. Pierro, C. Hankin, and H. Wiklicky, " Reversible combinatory logic," Mathematical. Structures in Comp. Sci., vol. 16, no. 4, pp. 621- 637, 2006. (Pubitemid 44706984)
28. T. Yokoyama and R. Glück, "A reversible programming language and its invertible self-interpreter," in Symp. on Partial evaluation and semanticsbased program manipulation, 2007, pp. 144-153. (Pubitemid 47582024)
29. D. Maslov and G. W. Dueck, "Reversible cascades with minimal garbage," IEEE Trans. on CAD, vol. 23, no. 11, pp. 1497-1509, 2004.
30. T. Toffoli, "Reversible computing," in Automata, Languages and Programming, W. de Bakker and J. van Leeuwen, Eds. Springer, 1980, p. 632, technical Memo MIT/LCS/TM-151, MIT Lab. for Comput. Sci.
31. E. F. Fredkin and T. Toffoli, "Conservative logic," International Journal of Theoretical Physics, vol. 21, no. 3/4, pp. 219-253, 1982.
32. A. Barenco, C. H. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," The American Physical Society, vol. 52, pp. 3457-3467, 1995.
33. D. Maslov, C. Young, G. W. Dueck, and D. M. Miller, "Quantum circuit simplification using templates," in Design, Automation and Test in Europe, 2005, pp. 1208-1213. (Pubitemid 44172174)
34. M. K. Thomson and R. Glück, "Optimized reversible binary-coded decimal adders," J. of Systems Architecture, vol. 54, pp. 697-706, 2008.
35. R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: an online resource for reversible functions and reversible circuits," in Int'l Symp. on Multi-Valued Logic, 2008, pp. 220-225, RevLib is available at http://www.revlib.org.
36. Y. Takahashi and N. Kunihiro, "A linear-size quantum circuit for addition with no ancillary qubits," Quantum Information and Computation, vol. 5, pp. 440-448, 2005. (Pubitemid 41125854)
37. S. Offermann, R. Wille and R. Drechsler, "Synthesizing Multiplier in Reversible Logic," Int'l Symp on Design and Diagnostics of Electronic Circuits and Systems, 2010, pp. 335-340.