Using crosspoint faults in simplifying toffoli networks

4th International IEEE North-East Workshop on Circuits and Systems, NEWCAS 2006 - Conference Proceedings

Volumn , Issue , 2006, Pages 129-132

  Zhong, Jing ^a   Muzio, Jon C ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; DEMODULATION; ELECTRIC FAULT CURRENTS; LOGIC DEVICES;

CROSSPOINT FAULTS; REVERSIBLE CIRCUITS; REVERSIBLE LOGIC COMPUTING; TOFFOLI NETWORKS;

NETWORKS (CIRCUITS);

EID: 34250697012     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2006.250942     Document Type: Conference Paper

References (15)

1. Abramovici M., M. A. Breuer, A. D. Friedman, Digital Systems Testing and Testable Design, John Wiley & Sons (originally IEEE Press), New York, 1995
2. Bennett C., Logical Reversibility of Computation, IBM Journal of Research and Development, 17, pp. 525-532, 1973
3. Feynman R., Quantum Mechanical Computers, Optics News, 11, pp. 11-20, 1985
4. Frank M. P., Introduction to Reversible Computing: Motivation, Progress, and Challenges, the First International Workshop on Reversible Computing, May 2005
5. Fredkin E., T. Toffoli, Conservative Logic, International Journal of Theoretical Physics, pp. 219-253, 1982
6. Maslov D., Reversible Logic Synthesis Benchmarks Page, http://www.cs.uvic.ca/~dmaslov/definitions.html, 2004
7. Maslov D., G. W. Dueck, D. M. Miller, Templates for Toffoli Network Synthesis, International Workshop on Logic Synthesis, pp. 320-326, 2003
8. th International Synposium on Representations and Methodology of Future Computing Technologies, pp. 56-62, 2003
9. Miller D. M., D. Maslov, G. W. Dueck, A Transformation Based Algorithm for Reversible Logic Synthesis, Proceedings of the Design Automation Conference, pp. 318-323, 2003
10. Mishchenko A., M. Perkowski, Logic Synthesis of Reversible Wave Cascades, International Workshop on Logic Synthesis, pp. 197-202, 2002
11. Pan W. D., M. Nalasani, Reversible Logic, IEEE Potentials, 24, 1, pp. 38-41, 2005
12. Shende V. V., A. K. Prasad, I. L. Markov, J. P. Hayes, Synthesis of Reversible Logic Circuits, IEEE Transactions on CAD, 22(6), pp. 723-729, June 2003
13. Toffoli T., Reversible Computing, in Automata, Languages and Programming, Speinger Verlag, pp. 632-644, 1980
14. J. Zhong, J. C. Muzio, Analyzing Fault Models for Reversible Logic Circuits, IEEE World Congress on Computational Intelligence, special session on Quantum Computing and Quantum Computational Intelligence, forthcoming, July 2006
15. Zuliani P., Logic Reversibility, IBM Journal of Research and Development, Nov. 2001