RevLib: An online resource for reversible functions and reversible circuits

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2008, Pages 220-225

  Wille, Robert ^a   Große, Daniel ^a   Teuber, Lisa ^a   Dueck, Gerhard W ^b   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b UNIVERSITY OF NEW BRUNSWICK   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

INTERNATIONAL SYMPOSIUM; MULTIPLE VALUED LOGICS; REVERSIBLE CIRCUITS; REVERSIBLE FUNCTIONS;

NETWORKS (CIRCUITS);

EID: 50449097451     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2008.43     Document Type: Conference Paper

References (19)

1. A. Agrawal and N. K. Jha. Synthesis of reversible logic. In Design, Automation and Test in Europe, pages 1384-1385, 2004.
2. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. H. Margolus, P. W. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. Elementary gates for quantum computation. APS Physical Review A, 52(5):3457-3467, 1995.
3. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. Elementary gates for quantum computation. APS Physical Review A, 52:3457-3467, 1995.
4. F. Brglez and R. Drechsler. Design of experiments in CAD: Context and new data sets for ISCAS'99. In Int'l Symp. Circ. and Systems, volume VI, pages 424-427, 1999.
5. E. F. Fredkin and T. Toffoli. Conservative logic. International Journal of Theoretical Physics, 21(3/4):219-253, 1982.
6. D. Große, X. Chen, G. Dueck, and R. Drechsler. Exact SAT-based Toffoli Network Synthesis. In Great Lakes Symp. VLSI, pages 96-101, 2007.
7. D. Große, R. Wille, G. W. Dueck, and R. Drechsler. Exact synthesis of elementary quantum gate circuits for reversible functions with don't cares. In Int'l Symp. on Multi-Valued Logic, 2008.
8. P. Gupta, A. Agrawal, and N. Jha. An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD, 25(11):2317-2330, 2006.
9. H. H. Hoos and T. Stützle. SATLIB: An Online Resource for Research on SAT. In I. P. Gent, H. v. Maaren, T. Walsh, editors, SAT 2000, pages 283-292, 2000. SATLIB is available online at www.satlib.org.
10. W. Hung, X. Song, G. Yang, J. Yang, and M. Perkowski. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. on CAD, 25(9):1652-1663, 2006.
11. D. Maslov and G.W. Dueck. Reversible cascades with minimal garbage. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(11):1497-1509, 2004.
12. D. Maslov, G. W. Dueck, and D. M. Miller. Toffoli network synthesis with templates. IEEE Trans. on CAD, 24(6):807-817, 2005.
13. D. M. Miller, D. Maslov, and G.W. Dueck. A transformation based algorithm for reversible logic synthesis. In Design Automation Conf., pages 318-323, 2003.
14. A. Peres. Reversible logic and quantum computers. APS Physical Review A, (32):3266-3276, 1985.
15. G. Reinelt. TSPLIB - A Traveling Salesman Problem Library. In ORSA Journal on Computing, volume 3, pages 376-384, 1991. TSPLIB is available online at www.iwr.uni-heidelberg.de/groups/comopt/software/TSPLIB95/.
16. V. Shende, A. Prasad, I. Markov, and J. Hayes. Synthesis of reversible logic circuits. IEEE Trans. on CAD, 22(6):710-722, 2003.
17. T. Toffoli. Reversible computing. In W. de Bakker and J. van Leeuwen, editors, Automata, Languages and Programming, page 632. Springer, 1980. Technical Memo MIT/LCS/TM-151, MIT Lab. for Comput. Sci.
18. R. Wille and D. Große. Fast exact Toffoli network synthesis of reversible logic. In Int'l Conf. on CAD, pages 60-64, 2007.
19. R. Wille, H. M. Le, G. W. Dueck, and D. Große. Quantified synthesis of reversible logic. In Design, Automation and Test in Europe, 2008.