-
1
-
-
34748841353
-
Elementary gates for quantum computation
-
A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," Amer. Phys. Soc., vol. 52, pp. 3457-3467, 1995.
-
(1995)
Amer. Phys. Soc.
, vol.52
, pp. 3457-3467
-
-
Barenco, A.1
Bennett, C.H.2
Cleve, R.3
DiVinchenzo, D.P.4
Margolus, N.5
Shor, P.6
Sleator, T.7
Smolin, J.A.8
Weinfurter, H.9
-
3
-
-
0002433737
-
Quantum mechanical computers
-
R. Feynman, "Quantum mechanical computers," Opt. News, vol. 11, pp. 11-20, 1985.
-
(1985)
Opt. News
, vol.11
, pp. 11-20
-
-
Feynman, R.1
-
5
-
-
0036058889
-
Transformation rules for designing CNOT-based quantum circuits
-
New Orleans, LA, Jun. 10-14
-
K. Iwama, Y. Kambayashi, and S. Yamashita, "Transformation rules for designing CNOT-based quantum circuits," in Proc. Design Automation Conf., New Orleans, LA, Jun. 10-14, 2002.
-
(2002)
Proc. Design Automation Conf.
-
-
Iwama, K.1
Kambayashi, Y.2
Yamashita, S.3
-
6
-
-
20444493667
-
-
Ph.D. dissertation, University of New Brunswick, Fredericton, Canada
-
D. Maslov, "Reversible logic synthesis," Ph.D. dissertation, University of New Brunswick, Fredericton, Canada, 2003.
-
(2003)
Reversible Logic Synthesis
-
-
Maslov, D.1
-
7
-
-
4444360719
-
Asymptotically optimal regular synthesis of reversible networks
-
Laguna Beach, CA
-
D. Maslov and G. Dueck, "Asymptotically optimal regular synthesis of reversible networks," in Proc. Int. Workshop Logic Synthesis, Laguna Beach, CA, 2003, pp. 226-231.
-
(2003)
Proc. Int. Workshop Logic Synthesis
, pp. 226-231
-
-
Maslov, D.1
Dueck, G.2
-
8
-
-
0346392713
-
Improved quantum cost for n-bit Toffoli gates
-
_, "Improved quantum cost for n-bit Toffoli gates," IEE Electron. Lett., vol. 39, no. 25, pp. 1790-1791, 2003.
-
(2003)
IEE Electron. Lett.
, vol.39
, Issue.25
, pp. 1790-1791
-
-
-
9
-
-
84945320735
-
Simplification of Toffoli networks via templates
-
Sep.
-
D. Maslov, G. Dueck, and M. Miller, "Simplification of Toffoli networks via templates," in Proc. Symp. Integr. Circuits Syst. Design, Sep. 2003, pp. 53-58.
-
(2003)
Proc. Symp. Integr. Circuits Syst. Design
, pp. 53-58
-
-
Maslov, D.1
Dueck, G.2
Miller, M.3
-
12
-
-
0043136670
-
A transformation based algorithm for reversible logic synthesis
-
Jun.
-
D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Proc. Design Automation Conf., Jun. 2003, pp. 318-323.
-
(2003)
Proc. Design Automation Conf.
, pp. 318-323
-
-
Miller, D.M.1
Maslov, D.2
Dueck, G.W.3
-
15
-
-
0036907069
-
Reversible logic circuit synthesis
-
San Jose, CA, Nov. 10-14
-
V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Reversible logic circuit synthesis," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 10-14, 2002, pp. 125-132.
-
(2002)
Proc. Int. Conf. Computer-Aided Design
, pp. 125-132
-
-
Shende, V.V.1
Prasad, A.K.2
Markov, I.L.3
Hayes, J.P.4
-
16
-
-
0038718548
-
Synthesis of reversible logic circuits
-
Jun.
-
_, "Synthesis of reversible logic circuits," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 22, no. 6, pp. 723-729, Jun. 2003.
-
(2003)
IEEE Trans. Computer-Aided Design Integr. Circuits Syst.
, vol.22
, Issue.6
, pp. 723-729
-
-
-
17
-
-
0004245012
-
Reversible Computing
-
MIT Lab for Comp. Sci.
-
T. Toffoli, "Reversible Computing," MIT Lab for Comp. Sci., Tech Memo MIT/LCS/TM-151, 1980.
-
(1980)
Tech Memo MIT/LCS/TM-151
-
-
Toffoli, T.1
-
18
-
-
0001854367
-
The technique of calculation of statements in symbolic logic
-
in Russian
-
I. I. Zhegalkin, "The technique of calculation of statements in symbolic logic" (in Russian), Matematichesky Sbornic, vol. 34, pp. 9-28, 1927.
-
(1927)
Matematichesky Sbornic
, vol.34
, pp. 9-28
-
-
Zhegalkin, I.I.1
|