An XQDD-based verification method for quantum circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E91-A, Issue 2, 2008, Pages 584-594

  Wang, Shiou An ^a   Lu, Chin Yung ^a   Tsai, I Ming ^b   Kuo, Sy Yen ^a,c  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b CHUNGHWA TELECOM CO LTD   (Taiwan)

^c NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Decision Diagram; Quantum circuits; Quantum computing; Verification

Indexed keywords

BINARY DECISION DIAGRAMS; BOOLEAN FUNCTIONS; GRAPHIC METHODS; POLYNOMIAL APPROXIMATION; QUANTUM COMPUTERS; QUANTUM OPTICS; TIMING CIRCUITS; VERIFICATION;

DECISION DIAGRAM; POLYNOMIAL-TIME; QUANTUM CIRCUIT; QUANTUM COMPUTING; QUANTUM OPERATIONS; REVERSIBLE CIRCUITS; VERIFICATION METHOD; VERIFICATION PROCESS;

COMPUTER CIRCUITS;

EID: 70349430483     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e91-a.2.584     Document Type: Article

References (22)

1. P. W. Shor, "Algorithms for quantum computation: Discrete logarithms and factoring, "Proc. 35th Annu. IEEE Symp. Foundations of Computer Science, pp. 124-134, 1994.
2. L. Grover, "A fast quantum mechanical algorithm for database search, "Proc. 28th Annu. ACM Symp. Theory of Computing, pp. 212-219, 1996.
3. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuit, "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 6, pp. 710-722, June 2003.
4. I. M. Tsai and S. Y. Kuo, "Quantum Boolean circuit construction and layout under locality constraint, "Proc. 1st IEEE Conference on Nan-otechnology, pp. 111-116, 2001.
5. J. S. Lee, Y. Chung, J. Kim, and S. Lee, "A practical method of constructing quantum combinational logic circuits, " http://arXive.org/ quant-ph/9911053, 1999.
6. A. Younes and J. Muller, "Automated method for building CNOT based quantum circuits for Boolean functions, " http://arXive.org/quant-ph/ 0304099, 2003.
7. V. V. Shende, S. S. Bullock, and I. L. Markov, "A practical top-down approach to quantum circuit synthesis, "Proc. Asia and South Pacific Design Automation Conference, pp. 272-275, Shanghai, China, 2005, quant-ph/0406176.
8. S. S. Bullock and I. L. Markov, "Smaller circuits for arbitrary n-qubit diagonal computations, "Quantum Information and Computation, vol. 4, no. 1, pp. 27-47, Jan. 2004, quant-ph/0303039.
9. C. Y. Lu, S. A. Wang, I. M. Tsai, and S. Y. Kuo, "Quantum Boolean circuits construction using tabulation method, "Proc. 2004 IEEE Conference on Nanotechnology, pp. 596-598, Aug. 2004.
10. D. Maslov, G. W. Dueck, and D. M. Miller, "Toffoli network synthesis with templates, "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 6, pp. 807-817, June 2005.
11. G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Graph-based simulation of quantum computation in the density matrix representation, "Quantum Information and Computation, vol. 5, no. 2, pp. 113-130, Feb. 2005, quant-ph/0403114.
12. G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Improving gate-level simulation of quantum circuits, "Quantum Information Processing, vol. 2, no. 5, pp. 347-380, Oct. 2003.
13. K. M. Obenland and A. M. Despain, "A parallel quantum computer simulator, " quant-ph/9804039, 1998.
14. P. E. Black and A. W. Lane, "Quantum compiling and simulation, " http://hissa.nist.gov/~black/Quantum
15. D. M. Miller and M. A. Thornton, "QMDD: A decision diagram structure for reversible and quantum circuits, "Proc. 36th Int. Symp. on Multiple-Valued Logic, p. 30, 2006.
16. S. Aaronson and D. Gottesman, "Improved simulation of stabilizer circuits, "Phys. Rev. A, vol. 70, 052328, 2004, quant-ph/0406196.
17. D. Gottesman, "The Heisenberg representation of quantum computers, "Proc. XXII International Colloquium on Group Theoretical Methods in Physics, pp. 32-43, 1998, quant-ph/9807006.
18. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information, Cambridge Univ. Press, Cambridge, U. K., 2000.
19. R. Bryant, "Graph-based algorithms for Boolean function manipulation, "IEEE Trans. Comput, vol. C-35, no. 8, pp. 677-691, Aug. 1986.
20. R. I. Bahar and A. W. Lane, "Algebraic decision diagrams and their applications, "Journal of Formal Methods in System Design, vol. 10, no. 2/3, pp. 171-206, April/May 1997.
21. D. Maslov, G. Dueck, and N. Scott, "Reversible logic synthesis benchmarks page, " http://www.cs.uvic.ca/~dmaslov
22. F. Somenzi, "CUDD: CU decision diagram package, " ver. 2.3.1, Univ. of Colorado at Boulder, 2001.