An algorithm for synthesis of reversible logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 11, 2006, Pages 2317-2329

  Gupta, Pallav ^a,b   Agrawal, Abhinav ^c   Jha, Niraj K ^a,b  

^a IEEE   (United States)

^b Princeton University   (United States)

^c MCKINSEY AND COMPANY   (United States)

Author keywords

Quantum computing; Reversible computing; Reversible logic synthesis

Indexed keywords

QUANTUM COMPUTING; REVERSIBLE COMPUTING; REVERSIBLE LOGIC SYNTHESIS;

ALGORITHMS; COMPUTATION THEORY; COMPUTER NETWORKS; QUANTUM THEORY; RANDOM PROCESSES;

LOGIC CIRCUITS;

EID: 33750588847     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.871622     Document Type: Article

References (26)

1. R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Res. Develop., vol. 5, no. 3, pp. 183-191, Jul. 1961.
2. D. Maslov, "Reversible logic synthesis," Ph.D. dissertation, Dept. Comput. Sei., Univ. New Brunswick, Fredericton, NB, Canada, 2003.
3. C. Bennett, "Logical reversibility of computation," IBM J. Res. Develop., vol. 17, no. 6, pp. 525-532, Nov. 1973.
4. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge, U.K.: Cambridge Univ. Press, 2000.
5. A. Mishchenko and M. Perkowski, "Logic synthesis of reversible wave cascades," in Proc. Int. Workshop Logic Synthesis, Jun. 2002, pp. 197-202.
6. P. Kerntopf, "A new heuristic algorithm for reversible logic synthesis," in Proc. Des. Autom. Conf., Jun. 2004, pp. 834-837.
7. D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Proc. Des. Autom. Conf., Jun. 2003, pp. 318-323.
8. T. Toffoli, "Reversible computing," MIT, Cambridge, MA, 1980. Tech. Rep.
9. E. Fredkin and T. Toffoli, "Conservative logic," Int. J. Theor. Phys., vol. 21, no. 3/4, pp. 219-253, 1982.
10. T. Sasao, Logic Synthesis and Optimization. Dordrecht, The Netherlands: Kluwer, 1993.
11. M. Thornton, Fixed Polarity Reed-Muller Forms. [Online]. Available: http://engr.smu.edu/~mitch/class/8391/week12/esop.pdf
12. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," Phys. Rev. A, Gen. Phys., vol. 52, no. 5, pp. 3457-3467, Nov. 1995.
13. D. Maslov. Reversible Logic Synthesis Benchmarks Page. (2005, May). [Online]. Available: http://www.cs.uvic.ca/~dmaslov/
14. V. V. Shende, I. L. Markov, and S. S. Bullock, "Smaller two-qubits circuits for quantum communication and computation," in Proc. Des. Autom. Test Eur. Conf., Feb. 2004, pp. 980-985.
15. A. Mishchenko and M. Perkowski, "Fast heuristic minimization of exclusive sum-of-products," in Proc. Int. Workshop Appl. Reed-Muller Expansion Circuit Des., Aug. 2001, pp. 242-250.
16. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 6, pp. 710-722, Jun. 2003.
17. V. V. Shende, A. K. Prasad, K. N. Patel, I. L. Markov, and J. P. Hayes, "Scalable simplification of reversible circuits," in Proc. Int. Workshop Logic Synthesis, May 2003.
18. D. M. Miller and G. W. Dueck, "Spectral techniques for reversible logic synthesis," in Proc. Int. Symp. Represent. Methodol. Future Comput. Technol., Mar. 2003, pp. 56-62.
19. K. Iwama, Y. Kambayashi, and S. Yamashita, "Transformation rules for designing CNOT-based quantum circuits," in Proc. Des. Autom. Conf., Jun. 2002, pp. 419-425.
20. D. Maslov, G. W. Dueck, and D. M. Miller, "Simplification of Toffoli networks via templates," in Proc. Symp. Integr. Circuits Syst. Des., Sep. 2003, pp. 53-58.
21. _, "Fredkin/Toffoli templates for reversible logic synthesis," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2003, pp. 256-261.
22. _, "Templates for Toffoli network synthesis," in Proc. Int. Workshop Logic Synthesis, May 2003, pp. 320-326.
23. RMRLS. [Online]. Available: http://www.princeton.edu/~cad/projects.html
24. D. Maslov, Private communication, Dec. 2004.
25. N.C.S.U. Benchmark Archives at CBL Collaborative Benchmarking Lab., Dept. of Comput. Science, North Carolina State Univ. [Online]. Available: http://www.cbl.ncsu.edu/benchmarks/
26. A. Agrawal and N. K. Jha, "Synthesis of reversible logic," in Proc. Des. Autom. Test Eur. Conf., Feb. 2004, pp. 21384-21385.