A reversible carry-look-ahead adder using control gates

Integration, the VLSI Journal

Volumn 33, Issue 1-2, 2002, Pages 89-104

  Desoete, Bart ^a   De Vos, Alexis ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Adiabatic addressing; Carry look ahead adder; Control gate; Reversible logic

Indexed keywords

ADDERS; ENTROPY; GATES (TRANSISTOR); MOS DEVICES;

CONTROL GATES;

LOGIC CIRCUITS;

EID: 0036900183     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(02)00051-2     Document Type: Article

References (26)

1. Landauer R. Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5:1961;183-191.
2. Bennett C., Landauer R. The fundamental physical limits of computation. Scientific American. 253:July 1985;38-46.
3. Landauer R. Information is physical. Phys. Today. 44:May 1991;23-29.
4. T. Toffoli, Reversible computing, in: Seventh Colloquium on Automata, Languages and Programming, Springer, Berlin, 1980, pp. 632-644.
5. Fredkin E., Toffoli T. Conservative logic. Int. J. Theoret. Phys. 21:1982;219-253.
6. A. De Vos, W. Marańda, E. Piwowarska, A. Lejman, A chip for reversible digital computers, Proceedings of the Third Advanced Training Course on Mixed Design of VLSI Circuits, Łódź, 30 May-1 June 1996, pp. 544-549.
7. A. De Vos, Introduction to r-MOS systems, Proceedings of the Fourth Workshop on Physics and Computation, Boston, 22-24 November 1996, pp. 92-96.
8. De Vos A. Reversible computing. Progr. Quantum Electron. 23:1999;1-49.
9. Storme L., De Vos A., Jacobs G. Group theoretical aspects of reversible logic gates. J. Univ. Comput. Sci. 5:1999;307-321.
10. Feynman R. Quantum mechanical computers. Opt. News. 11:1985;11-20.
11. Feynman R. Feynman Lectures on Computation. Hey A., Allen R. 1996;Addison-Wesley, Reading, MA.
12. Beckman D., Chari A., Devabhaktuni S., Preskill J. Efficient networks for quantum factoring. Phys. Rev. A. 54:1996;1034-1063.
13. B. Desoete, A. De Vos, Optimal charging of capacitors, Proceedings of the Eighth International Workshop on Power and Timing Modeling, Optimization and Simulation, Lyngby, 7-9 October 1998, pp. 335-344.
14. B. Desoete, A. De Vos, M. Sibiński, T. Widerski, Feynman's reversible logic gates, implemented in silicon, Proceedings of the Sixth Advanced Training Course on Mixed Design of VLSI Circuits, Kraków, 17-19 June 1999, pp. 497-502.
15. A. De Vos, B. Desoete, A. Adamski, P. Pietrzak, M. Sibiński, T. Widerski, Design of reversible logic circuits by means of control gates, Proceedings of the Tenth International Workshop on Power and Timing Modeling, Optimization and Simulation, Göttingen, 13-15 September 2000, pp. 255-264.
16. De Vos A., Raa B., Storme L. Generating the group of reversible logic gates. J. Phys. A. 35:2002;7063-7078.
17. H. Taub, Digital Circuits and Microprocessors, McGraw-Hill, Auckland, 1982, pp. 204-215.
18. I. Koren, Computer Arithmetic Algorithms, Brookside Court, Amherst, 1998, pp. 87-128.
19. De Vos A., Desoete B. Equipartition principles in finite-time thermodynamics. J. Non-Equilibrium Thermodyn. 25:2000;1-13.
20. Zeitzoff P., Chung J. Weighing in on logic scaling trends. IEEE Circ. Dev. Mag. 18:March 2002;18-27.
21. S. Kim, M. Papaefthymiou, True single-phase energy-recovering logic for low-power, high-speed VLSI, Proceedings of the 1998 International Symposium on Low Power Electronics & Design, Monterey, 10-12 August 1998, pp. 167-172.
22. S. Kim, M. Papaefthymiou, Pipelined DSP design with true single-phase energy-recovering logic style, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low Power Design, Como, 4-5 March 1999, pp. 135-143.
23. S. Kim, M. Papaefthymiou, Low-energy adder design with a single-phase source-coupled adiabatic logic, Proceedings of the Ninth International Workshop on Power and Timing Modeling, Optimization and Simulation, Kos, 6-8 October 1999, pp. 93-102.
24. Lo C., Chan P. An adiabatic differential logic for low-power digital systems. IEEE Trans. Circuits Systems: II. Analog Digital Signal Process. 46:1999;1245-1250.
25. Lim J., Kim D., Chae S. A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems. IEEE J. Solid-State Circuits. 34:1999;898-903.
26. F. Beunis, W. Bracke, B. Herreman, F. Stouten, Een reversibele 16-bit carry-look-ahead opteller, projectverslag Universiteit Gent, Gent, 2001.