Adaptive power control technique on power-gated circuitries

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 19, Issue 7, 2011, Pages 1167-1180

  Hsieh, Wei Chih ^a   Hwang, Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Power control; power gating; switching state determination mechanism

Indexed keywords

ADAPTIVE POWER CONTROL; CMOS TECHNOLOGY; CONTROL SIGNAL; CRITICAL PATHS; DETECTION BLOCKS; INPUT PATTERNS; LEAKAGE REDUCTION; MEASUREMENT RESULTS; MULTIMODES; POWER GATING; POWER GATINGS; POWER OVERHEAD; POWER REDUCTIONS; TEST CHIPS; TEST VEHICLE; VARIABLE THRESHOLDS; VOLTAGE SENSOR; WORST CASE;

CMOS INTEGRATED CIRCUITS; POWER CONTROL; SHIFT REGISTERS;

ADAPTIVE CONTROL SYSTEMS;

EID: 79959711276     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2010.2048587     Document Type: Article

References (31)

1. M. Horowitz, D. Stark, and E. Alon, "Digital circuit design trends," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 757-761, Apr. 2008. (Pubitemid 351467583)
2. B. H. Calhoun and A. P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006. (Pubitemid 43145981)
3. Y. K. Ramadass and A. P. Chandrakasan, "Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250mVin 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 256-265, Jan. 2008.
4. Y. Ikenaga, M. Nomura, Y. Nakazawa, and Y. Hagihara, "A circuit for determining the optimal supply voltage to minimize energy consumption in LSI circuit operations," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 911-918, Apr. 2008. (Pubitemid 351464084)
5. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000. (Pubitemid 32070549)
6. M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
7. K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002. (Pubitemid 35432164)
8. M. Eireiner, S. Henzler, G. Georgakos, J. Berthold, and D. Schmitt- Landsiedel, "In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1583-1592, Jul. 2007. (Pubitemid 47000223)
9. M. Elgebaly and M. Sachdev, "Variation-aware adaptive voltage scaling system," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 5, pp. 560-571, May 2007. (Pubitemid 46853323)
10. J. Tschanz, N. S. Kim, S. Dighe, J. Howard, G. Ruhl, S. Vangal, S. Narendra, Y. Hoskote, H. Wilson, C. Lam, M. Shuman, C. Tokunaga, D. Somasekhar, S. Tang, D. Finan, T. Karnik, N. Borkar, N. Kurd, and V. De, "Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 292-293.
11. S. Henzler, T. Nirschl, S. Skiathitis, J. Berthold, J. Fischer, P. Teichmann, F. Bauer,G. Georgakos, and D. Schmitt-Landsiedel, "Sleep transistor circuits for fine-grained power switch-off with short power-down times," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 302-303.
12. K. Usami, T. Shirai, T. Hashida, H. Masuda, S. Takeda, M. Nakata, N. Seki, H. Amano, M. Namiki, M. Imai, M. Kondo, and H. Nakamura, "Design and implementation of fine-grain power gating with ground bounce suppression," in Proc. Int. Conf. VLSI Des., Jan. 2009, pp. 381-386.
13. S. Kim, S. V. Kosonocky, D. R. Knebel, K. Stawiasz, and M. C. Papaefthymiou, "A multi-mode power gating structure for low-voltage deep-submicron CMOSICs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 7, pp. 586-590, Jul. 2007. (Pubitemid 47193994)
14. A. Ramalingam, B. Zhang, A. Devgani, and D. Z. Pan, "Sleep transistor sizing using timing criticality and temporal currents," in Proc. Asia South Pacific Des. Autom. Conf. (ASPDAC), Jan. 2005, pp. 1094-1097.
15. A. Valentian and E. Beigne, "Automatic gate biasing of an SCCMOS power switch achieving maximum leakage reduction and lowering leakage current variability," IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1688-1698, Jul. 2008.
16. W.-C. Hsieh and W. Hwang, "In-situ self-aware adaptive power control system with multi-mode power gating network," in Proc. IEEE Int. Syst.-on-Chip Conf. (SOCC), Sep. 2008, pp. 215-218.
17. M. Meijer, J. P. de Gyvez, and R. Otten, "On-chip digital power supply control for system-on-chip applications," in Proc. Int. Symp. Low Power Electron. Des. (ISLPED), Aug. 2005, pp. 311-314. (Pubitemid 41731675)
18. M. Saint-Laurent and M. Swaminathan, "Impact of power-supply noise on timing in high-frequency microprocessors," IEEE Trans. Adv. Packag., vol. 27, no. 1, pp. 135-144, Feb. 2004.
19. Y. Ogasahara, T. Enami, M. Hashimoto, T. Sato, and T. Onoye, "Validation of a full-chip simulation model for supply noise and delay dependence on average voltage drop with on-chip delay measurement," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 868-872, Oct. 2007. (Pubitemid 350123792)
20. M. Alioto and G. Palumbo, "Impact of supply voltage variations on full adder delay: Analysis and comparison," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1322-1335, Dec. 2006. (Pubitemid 46181209)
21. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990. (Pubitemid 20701405)
22. K. A. Bowman, B. L. Austin, J. C. Eble, X. Tang, and J. D. Meindl, "A physical alpha-power law MOSFET model," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1410-1414, Oct. 1999. (Pubitemid 30524512)
23. Synopsys, Mountain View, CA, "PrimeTime User Guide: Fundamentals," B-2008.12, 2008.
24. D. Lee, D. Blaauw, and D. Sylvester, "Runtime leakage minimization through probability-aware optimization," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 10, pp. 1075-1088, Oct. 2006. (Pubitemid 44679636)
25. A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala, "A distributed critical-path timing monitor for a 65 nm high-performance microprocessor," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 398-399.
26. M. H. Abu-Rahma and M. Anis, "A statistical design-oriented delay variation model accounting for within-die variations," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 11, pp. 1983-1995, Nov. 2008.
27. Cadence, San Jose, CA, "SoC encounter," 06.20-p006-1, 2006.
28. K. Kawasaki, T. Shiota, K. Nakayama, and A. Inoue, "A sub- μs wake-up time power gating technique with bypass power line for rush current support," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1178-1183, Apr. 2009.
29. M. Eireiner, S. Henzler, G. Georgakos, J. Berthold, and D. Schmitt- Landsiedel, "In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1583-1592, Jul. 2007. (Pubitemid 47000223)
30. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A self-tuning DVS processor using delay-error detection and correction," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 792-804, Apr. 2006.
31. S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw, "RazorII: In situ error detection and correction for PVT and SER tolerance," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32-48, Jan. 2009.