Transistor realization of reversible "zS" series gates and reversible array multiplier

Microelectronics Journal

Volumn 42, Issue 2, 2011, Pages 305-315

  Zhou, Rigui ^a,b,c   Shi, Yang ^a   Wang, Huian ^a   Cao, Jian ^a  

^a EAST CHINA JIAOTONG UNIVERSITY   (China)

^b CARLETON UNIVERSITY   (Canada)

^c XIANGTAN UNIVERSITY   (China)

Author keywords

"ZS" series gates; CMOS technology; Pass transistor; Reversible array multiplier; RF gate

Indexed keywords

'ZS' SERIES GATES; CMOS TECHNOLOGY; PASS-TRANSISTOR; REVERSIBLE ARRAY MULTIPLIER; RF GATE;

ADDERS; CMOS INTEGRATED CIRCUITS; LOGIC GATES; TRANSISTORS;

FREQUENCY MULTIPLYING CIRCUITS;

EID: 79551500768     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2010.11.008     Document Type: Article

References (34)

1. R. Landauer Irreversibility and heat generation in the computational processs IBM Journal Research and Development 5 1961 183 191
2. C.H. Bennett Logical reversibility of computation IBM Journal Research and Development 6 1973 525 532
3. M.A. Nielsen, and I.L. Chuang Quantum Computation and Quantum Information 2000 Cambridge University Press Cambridge
4. P.Kerntopf, A new heuristic algorithm for reversible logic synthesis, in: Proceedings of the IEEE Design Automation Conference, 0711 June 2004, pp. 834837.
5. A. Agarwal, N.K. Jha, Synthesis of reversible logic, in: Proceedings of IEEE, Design, Automation and Test in Europe Conference and Exhibition, 1620 February 2004, pp. 13841385.
6. A.De Vos, Y.V.Rentergem, Reversible computing: from mathematical group theory to electronical circuit experiment, in: Proceedings of the Second Conference on Computing Frontiers, 0406 May 2005, pp. 3545.
7. V.V. Shende, I.L. Markov, and S.S. Bullock Synthesis of quantum logic circuits IEEE Transaction on Computer-aided design of integrated circuits and systems 25 2006 1000 1010
8. M. Mohammadi, and M. Eshghi Heuristic methods to use dont cares in automated design of reversible and quantum logic circuits Quantum Information Process 7 2008 175 192
9. D.M. Miller, D. Maslov, G.W. Duek, A transformation based algorithm for reversible logic synthesis, in: Proceedings of 40th Design Automation conference, 0206 June 2003, pp. 318.
10. M. Mohammadi, and M. Eshghi On figures of merit in reversible and quantum logic designs Quantum information Process 8 2009 297 318
11. D.P. Vasudevan Reversible-logic design with online testability IEEE Transaction on Instrumentation and Measurement 55 2006 406 414
12. H.H. Babu, and A.R. Chowdhury Design of a compact reversible binary coded decimal adder circuit Journal of Systems Architecture 52 2006 272 282
13. H. Thapliyal, M.B. Srinivas, Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures, in: Proceedings of the 10th Asia-Pacific Computer Systems Architecture Conference, 2426 October 2005, pp. 805818.
14. M. Haghparast, and K. Navi A novel reversible full adder circuit for nanotechnology based systems Journal of Applied Sciences 7 2007 3995 4000
15. M. Haghparast, and K. Navi A novel reversible BCD adder for nanotechnology based systems American Journal of Applied Sciences 5 2008 282 288
16. J.E. Rice An Introduction to reversible latches The Computer Journal 51 2008 700 709
17. H. Thapiyal, M.B. Shrinivas, A beginning in the reversible logic synthesis of sequential circuits, in: Proceedings of MAPLD, 0709 September 2005, pp. 15.
18. M. Chuang, and C. Wang Synthesis of reversible sequential elements ACM Journal on emerging technologies in computing systems 3 2008 19 24
19. H.Thaplyal and M.B.Srinivas, Novel reversible multiplier architecture using reversible TSG gate, in: Proceedings of the IEEE International Conference of Computer Systems and Applications, 0608 July 2006, pp. 100103.
20. M. Shams, M. Haghparast, and K. Navi Novel reversible multiplier circuit in nanotechnology World Applied Science Journal 3 2008 806 810
21. M. Haghparast, S.J. Jassbi, K. Navi, and O. Hashemipour Design of a novel reversible multiplier circuit using HNG gate in nanotechnology World Applied Science Journal 3 2008 974 978
22. M.S. Islam, M.M. Rahman, Z. Begum, and M.Z. Hafiz Low cost quantum realization of reversible multiplier circuit Information technology journal 8 2009 208 213
23. M. Haghparast, M. Mohammadi, K. Navi, and M. Eshghi Optimized reversible multiplier circuit Journal of Circuits, Systems and Computers 18 2009 311 323
24. M.B. Maaz, E. Abu-Shama, M. Bayoumi, A fast and low power multiplier architecture, in: Proceedings of the 39th midwest symposium on circuits and systems, 1821 August 1996, pp. 5356.
25. 〈 http://webhome.cs.uvic.ca/∼dmaslov/ 〉.
26. Yvan Van Rentergem, and Alexis De Vos Optimal design of a reversible full adder International Journal of Unconventional Computing 1 2005 339 355
27. Bart Desoete, and Alexis De Vos A reversible carry-look-ahead adder using control gates integration The VLSI Journal 33 2002 89 104
28. Vivek V. Shende, Aditya K. Prasad, Igor L. Markov, and John P. Hayes Synthesis of reversible logic circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22 2003 710 722
29. Martin Lukac, Marek Perkowski, Hilton Goi, Mkhail Pivtoraiko, Chung Hyo Yu, Kyusik Chung, Hyunkoo Jee, Byung-guk Kim, and Yong-Duk Kim Evolutionary approach to quantum reversible circuits synthesis Artificial Intelligence Review 20 2003 361 417
30. Rigui Zhou, Yang Shi, Jian Cao, and Huian Wang Comment on efficient approaches for designing reversible binary coded decimal adders Microelectronics Journal 41 2010 308 310
31. B. Desoete, A. De Vos, M. Sibina ski, T. Widerski, Feynmans reversible logic gates, implemented in silicon, in: Proceedings of Sixth International Conference on Mixdes, 1719 June 1999, pp. 497502.
32. J. Bruce, M.Thornton, L.Shivakumaraiah, P. Kokate, X. Li, Efficient adder circuits based on a conservative reversible logic gate, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSL, 0708 September 2002, pp. 8388.
33. G. Yang, X. Song, W.N.N. Hung, M.A. Perkowski, Bi-direction synthesis for reversible circuits, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI New Frontiers in VLSI Design, 1112 May 2005, pp. 1417.
34. Xubang Shen, Design and Implementation of VLSI Systems (in Chinese), Science Press, Beijing, China, 1991