A novel reversible full adder circuit for nanotechnology based systems

Journal of Applied Sciences

Volumn 7, Issue 24, 2007, Pages 3995-4000

  Haghparast, Majid ^a   Navi, Keivan ^b  

^a ISLAMIC AZAD UNIVERSITY   (Iran)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

Quantum computing; Reversible computing; Reversible full adder; Reversible gate; Reversible logic

Indexed keywords

ADDERS; COMPUTATION THEORY; ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC GATES; NANOTECHNOLOGY; QUANTUM COMPUTERS; TIMING CIRCUITS;

FULL ADDERS; QUANTUM COMPUTING; REVERSIBLE COMPUTING; REVERSIBLE GATES; REVERSIBLE LOGIC;

COMPUTER CIRCUITS;

EID: 37349005465     PISSN: 18125654     EISSN: 18125662     Source Type: Journal    
DOI: 10.3923/jas.2007.3995.4000     Document Type: Article

References (22)

1. Azad Khan, M.D.M.H., 2002. Design of full adder with reversible gate. International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp: 515-519.
2. Bennett, C.H., 1973. Logical reversibility of computation. IBM J. Res. Dev., 17: 525-532.
3. Bruce, J.W., M.A. Thornton, L. Shivakumariah, P.S. Kokate and X. Li, 2002. Efficient adder circuits based on a conservative logic gate. Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI 02), April, Pittsburgh, PA, USA., pp: 83-88.
4. Chowdhury, A.R., R. Nazmul and H.M.D. Hasan Babu, 2006. A new approach to synthesize multiple output functions using reversible programmable logic array. Proceeding 19th International Conference on VLSI Design (VLSID), 3 (7): 311-316.
5. Feynman, R., 1985. Quantum mechanical computers. Optics News, 11: 11-20.
6. Fredkin, E. and T. Toffoli, 1982. Conservative logic, Int. J. Theor. Phys., 21: 219-253.
7. GU, M., G. Yang, X. Song and J. Sun, 2005. On synthesis of 3*3 reversible logic functions. Int. J. Comput. Math., 82 (4): 385-390.
8. Hasan Babu, H.M.D., M.D. Rafiqul Islam, A.R. Chowdhury and S.M.A. Chowdhury, 2003a. On the realization of reversible full adder circuit. International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2: 880-883.
9. Hasan Babu, H.M.D., M.D. Rafiqul Islam, S.M.A. Chowdhury and A.R. Chowdbury, 2003b. Reversible logic synthesis for minimization of full adder circuit. Proceeding of the EuroMicro Symposium on Digital System Design (DSD), Belek Antalya, Turkey, pp: 50-54.
10. Hasan Babu, H.M.D., M.D. Rafiqul Islam, S.M.A. Chowdbury and A.R. Chowdhury, 2004. Synthesis of full adder circuit using reversible logic. Proceedings 17th International Conference on VLSI Design (VLSI Design), Mumbai, India, pp: 757-760.
11. Hasan Babu, H.M.D. and A.R. Chowdhury, 2005. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder. VLSI Design, Kolkata, India, pp: 255-260.
12. Hayes, B., 2006. Reverse engineering. Am. Sci., 94 (2): 107-111.
13. Khlopotine, A., M. Perkowski and P. Kerntopf, 2002. Reversible logic synthesis by gate composition. Proceedings of IWLS, pp: 261-266.
14. Landauer, R., 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev., 5 (3): 183-191.
15. Parhami, B., 2006. Fault tolerant reversible circuits. Proceeding 40th Asilomar Conference Signals, Systems and Computers, October, Pacific Grove, CA, pp: 1726-1729.
16. Peres, A., 1985. Reversible logic and quantum computers. Phy. Rev., A 32: 3266-3276.
17. Perkowski, M., A. Al-Rabadi, P. Kerntopf, A. Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S. Yanushkevich, V. Shrnerko and L. Jozwiak, 2001. A general decomposition for reversible logic. Proc. RM, Starkville, pp: 119-138.
18. Perkowski, M. and P. Kerntopf, 2001. Reversible logic. Invited tutorial. Proc. EURO-MICRO, Sep, Warsaw, Poland.
19. Saiful Islam, M.D. and M.D. Rafiqul Islam, 2005. Minimization of reversible adder circuits. Asian J. Inform. Technol., 4 (12): 1146-1151.
20. Thapliyal, H. and M.B. Srinivas, 2005. Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures. Proceedings of the 10th Asia-Pacific Computer Systems Architecture Conference (ACSAC). Lecture Notes of Computer Science, Springer-Verlag, 3740: 775-786.
21. Toffoli, T., 1980. Reversible computing. Tech. Memo MIT/LCS/TM-151, MIT Lab. Comput. Sci.
22. Vasudevan, D.P., P.K. Lala and J.P. Parkerson, 2004. Online testable reversible logic circuit design using NAND blocks. Proceeding Symposium on Defect and Fault Tolerance, pp: 324-331.