Reversible computing: From mathematical group theory to electronical circuit experiment

2005 Computing Frontiers Conference

Volumn , Issue , 2005, Pages 35-44

  De Vos, Alexis ^a   Van Rentergem, Yvan ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Coset; Double coset; Group theory; Power dissipation; Reversible computing; Subgroup

Indexed keywords

ELECTRONIC EQUIPMENT; HEAT LOSSES; INTEGRATED CIRCUITS; SILICON;

COSET; DOUBLE COSET; GROUP THEORY; REVERSIBLE COMPUTING; SUBGROUP;

SET THEORY;

EID: 33644698385     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (32)

1. I. Markov: "An introduction to reversible circuits", Proceedings of the International Workshop on Logic and Synthesis, Laguna Beach (May 2003), pp. 318-319.
2. A. De Vos: "Lossless computing", Proceedings of the I.E.E.E. Workshop on Signal Processing, Poznań (October 2003), pp. 7-14.
3. R. Feynman: "Quantum mechanical computers", Optics News 11 (1985), pp. 11-20.
4. E. Fredkin and T. Toffoli: "Conservative logic", International Journal of Theoretical Physics 21 (1982), pp. 219-253.
5. K. Patel, I. Markov, and J. Hayes: "Optimal synthesis of linear reversible circuits", Proceedings of the 13th International Workshop on Logic and Synthesis, Temecula (June 2004), pp. 470-477.
6. P. Kerntopf: "On universality of binary reversible logic gates", Proceedings of the 5 th Workshop on Boolean Problems, Freiberg (September 2002), pp. 47-52.
7. A. De Vos and L. Storme: "r-Universal reversible logic gates", Journal of Physics A: Mathematical and General 37 (2004), pp. 5815-5824.
8. L. Storme, A. De Vos, and G. Jacobs: "Group theoretical aspects of reversible logic gates", Journal of Universal Computer Science 5 (1999), pp. 307-321.
9. D. Maslov and G. Dueck: "Reversible cascades with minimal garbage", I.E.E.E. Transactions on Computer-Aided Design of Integrated Circuits and Systems 23 (2004), pp. 1497-1509.
10. V. Shende, A. Prasad, I. Markov, and J. Hayes: "Synthesis of reversible logic circuits", I.E.E.E. Transactions on Computer-Aided Design of Integrated Circuits and Systems 22 (2003), pp. 710-722.
11. A. Agrawal and N. Jha: "Synthesis of reversible logic", Proceedings of the Design, Automation and Test in Europe Conference, Paris (February 2004), pp. 1384-1385.
12. P. Kerntopf: "A new heuristic algorithm for reversible logic circuit synthesis", Proceedings of the 41 th Design Automation Conference, San Diego (June 2004), pp. 834-837.
13. P. Kerntopf: "Reversible logic circuit synthesis based on a new complexity measure", Proceedings of the 13 th International Workshop on Logic and Synthesis, Temecula (July 2004), pp. 106-113.
14. Y. Van Rentergem, A. De Vos, and L. Storme: "Implementing an arbitrary reversible logic gate", Journal of Physics A: Mathematical and General, to be published.
15. K. Krohn and J. Rhodes: "Algebraic theory of machines", Transactions of the American Mathematical Society 116 (1965), pp. 450-464.
16. A. Ginzburg: "Algebraic theory of automata", Academic Press, New York (1968), pp. 130-156.
17. A. De Vos, B. Raa, and L. Storme: "Generating the group of reversible logic gates", Journal of Physics A: Mathematical and General 35 (2002), pp. 7063-7078.
18. I. Chuang and Y. Yamamoto: "The dual-rail quantum bit and quantum error correction", Proceedings of the 4 th Workshop on Physics and Computation, Boston (November 1996), pp. 82-91.
19. E. Forsberg: "Reversible logic based on electron waveguide Y-branch switches", Nanotechnology 15 (2004), pp. S298-S302.
20. A. Schlaffer and J. Nossek: "Is there a connection between adiabatic switching and reversible computing?", Proceedings of the European Conference on Circuit Theory and Design, Budapest (August 1997), pp. 944-948.
21. R. Floyd and J. Ullman: "The compilation of regular expressions into integrated circuits", Journal of the Association for Computing Machinery 29 (1982), pp. 603-622.
22. B. Desoete, A. De Vos, M. Sibiński, and T. Widerski: "Feynman's reversible logic gates, implemented in silicon", Proceedings of the 6 th International Conference on Mixed Design of Integrated Circuits and Systems, Kraków (June 1999), pp. 497-502.
23. B. Desoete and A. De Vos: "A reversible carry-look-ahead adder using control gates", Integration, the V.L.S.I. Journal 33 (2002), pp. 89-104.
24. Y. Van Rentergem and A. De Vos: "Optimal design of a reversible full adder", International Journal of Unconventional Computing, to be published.
25. A. De Vos and Y. Van Rentergem: "Energy dissipation in reversible logic addressed by a ramp voltage", Proceedings of the 15 th International PATMOS Workshop, Leuven (September 2005), to be published.
26. A. De Vos: "Introduction to r-MOS systems", Proceedings of the 4 th Workshop on Physics and Computation, Boston (November 1996), pp. 92-96.
27. P. Patra and D. Fussell: "On efficient adiabatic design of MOS circuits", Proceedings of the 4 th Workshop on Physics and Computation, Boston (November 1996), pp. 260-269.
28. M. Alioto and G. Palumbo: "Analysis and comparison on full adder block in submicron technology", I.E.E.E. Transactions on Very Large Scale Integration Systems 10 (2002), pp. 806-823.
29. M. Frank: "Common mistakes in adiabatic logic design and how to avoid them", Proceedings of the Workshop on Methodologies in Low-Power Design, Las Vegas (June 2003), pp. 216-222.
30. M. Schönert: "GAP", Computer Algebra Nederland Nieuwsbrief 9 (1992), pp. 19-28.
31. R. Singer: "Group Unit: permutation groups", http://www.fractions-plus.com/Ab%20Alg/Permutation%20Groups.doc (2003).
32. N. Sloane, S. Plouffe, and A. Hulpke: "The on-line encyclopedia of integer sequences", http://www.research.att.com/cgi-bin/access.cgi/as/njas/ sequences/eisA.cgi?Anum=A005432 (2004).