-
1
-
-
34748841353
-
Elementary gates for quantum computation
-
5
-
A. Barenco C.H. Bennett R. Cleve D.P. DiVincenzo N. Margolus P. Shor T. Sleator J.A. Smolin H. Weinfurter 1995 Elementary gates for quantum computation Phys. Rev. A 52 5 3457 3467
-
(1995)
Phys. Rev. A
, vol.52
, pp. 3457-3467
-
-
Barenco, A.1
Bennett, C.H.2
Cleve, R.3
Divincenzo, D.P.4
Margolus, N.5
Shor, P.6
Sleator, T.7
Smolin, J.A.8
Weinfurter, H.9
-
2
-
-
0015680909
-
Logical reversibility of computation
-
6
-
C.H. Bennett 1973 Logical reversibility of computation IBM J. Res. Dev. 17 6 525 532
-
(1973)
IBM J. Res. Dev.
, vol.17
, pp. 525-532
-
-
Bennett, C.H.1
-
4
-
-
34748897094
-
Exact SAT-based Toffoli network synthesis
-
Stresa-Lago Maggiore, Italy
-
Grobe, D., Dueck, G.W., Chen, X., Drechsler, R.: Exact SAT-based Toffoli network synthesis. In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI (GLSVLSI'07), Stresa-Lago Maggiore, Italy, pp. 96-101 (2007)
-
(2007)
Proceedings of the 17th ACM Great Lakes Symposium on VLSI (GLSVLSI'07)
, pp. 96-101
-
-
Grobe, D.1
Dueck, G.W.2
Chen, X.3
Drechsler, R.4
-
6
-
-
37348999037
-
A novel reversible BCD adder for nanotechnology based systems
-
3
-
M. Haghprast K. Navi 2008 A novel reversible BCD adder for nanotechnology based systems Am. J.~Appl. Sci. 5 3 282 288
-
(2008)
Am. J.~Appl. Sci.
, vol.5
, pp. 282-288
-
-
Haghprast, M.1
Navi, K.2
-
7
-
-
4444239912
-
A new heuristic algorithm for reversible logic synthesis
-
Annual ACM IEEE Design Automation Conference San Diego, CA, USA ISBN 1-58113-828-8
-
Kerntopf, P.: A new heuristic algorithm for reversible logic synthesis. In: Annual ACM IEEE Design Automation Conference. Proceedings of the 41st Annual Conference on Design Automation, San Diego, CA, USA, pp. 834-837 (2004). ISBN 1-58113-828-8
-
(2004)
Proceedings of the 41st Annual Conference on Design Automation
, pp. 834-837
-
-
Kerntopf, P.1
-
8
-
-
0000328287
-
Irreversibility and heat generation in the computing processes
-
R. Landauer 1961 Irreversibility and heat generation in the computing processes IBM J. Res. Dev. 5 183 191
-
(1961)
IBM J. Res. Dev.
, vol.5
, pp. 183-191
-
-
Landauer, R.1
-
9
-
-
33846301407
-
The cost of quantum gate primitives
-
Lee, S., Lee, S.J., Kim, T., Lee, J.-S., Biamonte, J., Perkowski, M.: The cost of quantum gate primitives. J. Multi-Valued Logic Soft Comput. 12(5-6) (2006)
-
(2006)
J. Multi-valued Logic Soft Comput.
, vol.12
, Issue.5-6
-
-
Lee, S.1
Lee, S.J.2
Kim, T.3
Lee, J.-S.4
Biamonte, J.5
Perkowski, M.6
-
10
-
-
0345872295
-
Evolutionary approach to quantum and reversible circuits synthesis
-
3-4
-
M. Lukac M. Perkowski H. Gol 2003 Evolutionary approach to quantum and reversible circuits synthesis Artif. Intell. Rev. 20 3-4 361 417
-
(2003)
Artif. Intell. Rev.
, vol.20
, pp. 361-417
-
-
Lukac, M.1
Perkowski, M.2
Gol, H.3
-
11
-
-
0346292862
-
Automated synthesis of generalized reversible cascades using genetic algorithms
-
Freiberg, Sachsen, Germany, 19-20 September
-
Lukac, M., Pivtoraiko, M., Mishchenko, A., Perkowski, M.: Automated synthesis of generalized reversible cascades using genetic algorithms. In: Proceedings of the Fifth International Workshop on Boolean Problems, Freiberg, Sachsen, Germany, 19-20 September, pp. 33-45 (2006)
-
(2006)
Proceedings of the Fifth International Workshop on Boolean Problems
, pp. 33-45
-
-
Lukac, M.1
Pivtoraiko, M.2
Mishchenko, A.3
Perkowski, M.4
-
12
-
-
0043197258
-
Garbage in reversible design of multiple output functions
-
Trier, Germany
-
Maslov, D., Dueck, G.W.: Garbage in reversible design of multiple output functions. In: 6th International Symposium on Representations and Methodology of Future Computing Technologies, Trier, Germany, pp. 162-170 (2003)
-
(2003)
6th International Symposium on Representations and Methodology of Future Computing Technologies
, pp. 162-170
-
-
Maslov, D.1
Dueck, G.W.2
-
13
-
-
0043136670
-
A transformation based algorithm for reversible logic synthesis
-
Anaheim, CA
-
Miller, D.M., Dueck, G.W., Maslov, D.: A transformation based algorithm for reversible logic synthesis. In: Proceedings of the 40th Design Automation Conference, Anaheim, CA, pp. 318-323 (2003)
-
(2003)
Proceedings of the 40th Design Automation Conference
, pp. 318-323
-
-
Miller, D.M.1
Dueck, G.W.2
Maslov, D.3
-
14
-
-
63049122175
-
Optimizing the reversible full adder circuit
-
Yerevan, Armenia, 7-10 September
-
Mohamadi, M., Eshghi, M., Navi, K.: Optimizing the reversible full adder circuit. In: Proceedings of the IEEE East-West on Design and Tests (EWDTS), Yerevan, Armenia, 7-10 September, pp. 312-315 (2007)
-
(2007)
Proceedings of the IEEE East-West on Design and Tests (EWDTS)
, pp. 312-315
-
-
Mohamadi, M.1
Eshghi, M.2
Navi, K.3
-
15
-
-
14844307075
-
Quantum circuits for incompletely specified two-qubit operators
-
1
-
V.V. Shende I.L. Markov 2005 Quantum circuits for incompletely specified two-qubit operators Quantum Inf. Comput. 5 1 49 57
-
(2005)
Quantum Inf. Comput.
, vol.5
, pp. 49-57
-
-
Shende, V.V.1
Markov, I.L.2
|