Low cost quantum realization of reversible multiplier circuit

Information Technology Journal

Volumn 8, Issue 2, 2009, Pages 208-213

  Islam, M S ^a   Rahman, M M ^a   Begum, Z ^a   Hafiz, M Z ^a  

^a UNIVERSITY OF DHAKA   (Bangladesh)

Author keywords

Garbage outputs; Quantum cost; Reversible logic circuits; Reversible logic gates; Reversible multiplier circuit

Indexed keywords

COSTS; FREQUENCY MULTIPLYING CIRCUITS; GENETIC PROGRAMMING; LOGIC GATES; NUCLEIC ACIDS; QUANTUM COMPUTERS; SIGNAL PROCESSING; SWITCHING CIRCUITS; VECTORS;

GARBAGE OUTPUTS; QUANTUM COST; REVERSIBLE LOGIC CIRCUITS; REVERSIBLE LOGIC GATES; REVERSIBLE MULTIPLIER CIRCUIT;

LOGIC CIRCUITS;

EID: 62749175824     PISSN: 18125638     EISSN: 18125646     Source Type: Journal    
DOI: 10.3923/itj.2009.208.213     Document Type: Article

References (17)

1. Babu, H., M. Hasan, M.S. Islam, M.R. Islam, M.R. Karim and A.A. Mahmud, 2007. Generalization of reversible gates to k×k gates and adaptation of minimized ESOP to reversible cascades. Dhaka Univ. J. Sci., 55: 29-33.
2. Bennet, C.H., 1973. Logical reversibility of computation. IBM J. Res. Dev., 17: 525-532.
3. Feynman, R., 1985. Quantum mechanical computers. Optics News, 11: 11-20.
4. Fredkin, E. and T. Toffoli, 1982. Conservative logic. Int. J. Theor. Phys., 21: 219-253.
5. Haghparast, M., S.I. lassbi, K. Navi and O. Hashemipour, 2008. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Applied Sci. I., 3: 974-978.
6. Islam, M.S., M.R. Islam, M.R. Karim, A.A. Mahmud and H.M. Hasan Babu, 2004. Minimization of adder circuits and variable block carry skip logic using reversible gates. Proceedings of the 7th International Conference on Computer and Information Technology, December 26-28, Dhaka, Bangladesh, pp: 378-383.
7. Islam, M.S. and M.R. Islam, 2005. Minimization of reversible adder circuits. Asian J. Inform. Technol., 4: 1146-1151.
8. Islam, M.S., 2007. BSSSN: Bit string swapping sorting network for reversible logic synthesis. IBAIS Univ. J. Comput. Sci., 1: 94-99.
9. Keyes, R.W. and R. Landauer, 1970. Minimal energy dissipation in logic. IBM J. Res. Dev., 14: 152-157.
10. Khan, M.H.A., 2002. Design of full-adder with reversible gates. Proceedings of the 5th International Conference on Computer and Information Technology, (ICCIT'2002), Dhaka, Bangladesh, pp: 515-519.
11. Landauer, R., 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev., 5: 183-191.Peres, A., 1985. Reversible logic and quantum computers. Phys. Rev. A, 32: 3266-3276.
12. Perkowski, M., A. Al-Rabadi, P. Kerntopf, A. Duller and M. Chrzanowska-Ieske et al., 2001. A general decomposition for reversible logic. Proceedings of RM2001, (RM'2001), Starkville, pp: 119-138.
13. Perkowski, M. et al., 2003. A hierarchical approach to computer-aided design of quantum circuits. 6th International Symposium on Representations Methodol. Future Computing Technology, March 2003, Trier, Germany, pp: 201-209.
14. Shams, M., M. Haghparast and K. Navi, 2008. Novel reversible multiplier circuit in nanotechnology. World Applied Sci. I., 3: 806-810.
15. Thapliyal, H. and M.B. Srinivas, 2005. Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures. Proceedings of the 10th Asia-Pacific Computer Systems Architecture Conference, LNCS., 3740, October 24-26, Springer-Verlag, Singapore, pp: 775-786.
16. Thapliyal, H. and M.B. Srinivas, 2006. Novel reversible multiplier architecture using reversible TSG gate. IEEE International Conference on Computer Systems and Applications, March 8, Dubai/Sharjah, UAE., pp: 100-103.
17. Toffoli, T., 1980. Reversible Computing. Proceedings of the 7th Colloquium on Automata, Languages and Programming, LNCS., 85, July 14-18, Springer-Verlag, London, UK., pp: 632-644.