Parametric timing analysis and its application to dynamic voltage scaling

Transactions on Embedded Computing Systems

Volumn 10, Issue 2, 2010, Pages

  Mohan, Sibin ^a   Mueller, Frank ^a   Root, Michael ^b   Hawkins, William ^b   Healy, Christopher ^b   Whalley, David ^c   Vivancos, Emilio ^d  

^a North Carolina State University   (United States)

^b FURMAN UNIVERSITY   (United States)

^c Florida State University   (United States)

^d UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Dynamic voltage scaling; Real time systems; Timing analysis; Worst case execution time

Indexed keywords

DYNAMIC VOLTAGE SCALING; EXECUTION TIME; PARAMETRIC ANALYSIS; PRIORI KNOWLEDGE; REAL TIME CONSTRAINTS; REAL-TIME APPLICATION; STATIC TIMING ANALYSIS; TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

EMBEDDED SYSTEMS; STRUCTURED PROGRAMMING; VOLTAGE STABILIZING CIRCUITS;

REAL TIME SYSTEMS;

EID: 78751473175     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1880050.1880061     Document Type: Conference Paper

References (73)

1. ABOUGHAZALEH, N., CHILDERS, B., MOSSE, D., MELHEM, R., AND CRAVEN, M. 2003. Energy management for real-time embedded applications with compiler support. In Proceedings of the Conference on Language, Compiler, and Tool Support for Embedded Systems. ACM, New York.
2. ABOUGHAZALEH, N.,MOSSE, D., CHILDERS, B., AND MELHEM, R. 2001. Toward the placement of power management points in real time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power. ACM, New York.
3. ABOUGHAZALEH, N.,MOSSE, D., CHILDERS, B.,MELHEM, R., AND CRAVEN, M. 2003. Collaborative operating system and compiler power management for real-time applications. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.
4. AHO, A. V.,SETHI, R., ANDULLMAN, J. D. 1986. Compilers - Principles, Techniques, and Tools. Addison-Wesley, Upper Saddle River, NJ.
5. AL-YAQOUBI, N. 1997. Reducing timing analysis complexity by partitioning control flow. M.S. thesis, Florida State University.
6. ANANTARAMAN, A., SETH, K., PATIL, K., ROTENBERG, E., AND MUELLER, F. 2003. Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In Proceedings of the International Symposium on Computer Architecture. ACM, New York, 250-261.
7. ANANTARAMAN, A., SETH, K., PATIL, K., ROTENBERG, E., AND MUELLER, F. 2004. Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (visa). In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 114-125.
8. ARNOLD, R.,MUELLER, F.,WHALLEY, D. B., AND HARMON, M. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 172-181.
9. AYDIN, H., MELHEM, R., MOSSE, D., AND MEJIA-ALVAREZ, P. 2001. Dynamic and aggressive scheduling techniques for power-aware real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
10. BERG, C. 2006. Plru cache domino effects. In Proceedings of the 6th International Workshop on Worst-Case Execution Time Analysis. ACM, New York.
11. BERNAT, G. AND BURNS, A. 2000. An approach to symbolic worst-case execution time analysis. In Proceedings of the 25th IFAC Workshop on Real-Time Programming.
12. BERNAT, G., COLIN, A., AND PETTERS, S. 2002. WCET analysis of probabilistic hard real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
13. BROOKS, D.,TIWARI, V., ANDMARTONOSI,M. 2000. Watch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 83-94.
14. BURGER, D.,AUSTIN, T., ANDBENNETT, S. 1996. Evaluating future microprocessors: The simplescalar toolset. Tech. rep. CS-TR-96-1308, University of Wisconsin.
15. BYHLIN, S., ERMEDAHL, A., GUSTAFSSON, J., AND PER, B. L. 2005. Applying static WCET analysis to automotive communication software. In Proceedings of the Euromicro Conference on Real-Time Systems. IEEE, Los Alamitos, CA.
16. C-LAB. Wcet benchmarks. http://www.c-lab.de/home/en/download.html.
17. CHAPMAN, R., BURNS, A., AND WELLINGS, A. 1996. Combining static worst-case timing analysis and program proof. Real-Time Syst. 11, 2, 145-171.
18. CHEN, K.,MALIK, S., AND AUGUST,D. I. 2001. Retargetable static-timing analysis for embedded software. In Proceedings of the International Symposium on System Synthesis. IEEE, Los Alamitos, CA.
19. COLIN, A. AND PUAUT, I. 2001. Worst-case execution time analysis for a processor with branch prediction. Real-Time Syst. 18, 2/3, 249-174.
20. ENGBLOM, J. 2002. Processor pipelines and static worst-case execution time analysis. Ph.D. thesis, Dept. of Information Technology, Uppsala University.
21. ENGBLOM, J.,ERMEDAHL, A., SJDIN, M.,GUSTAFSSON, J., AND HANSSON, H. 2001. Execution-time analysis for embedded real-time systems. Int. J. Softw. Tools Technol. Trans.
22. FERDINAND, C. ANDWILHELM, R. 1999. Efficient and precise cache behavior prediction for real-time systems. Real-Time Syst. 17, 2/3, 131-181.
23. GHEORGHITA, V. S., STUIJK, S., BASTEN, T., AND CORPORAAL, H. 2005. Automatic scenario detection for improved WCET estimation. In Proceedings of the Design Automation Conference. ACM, New York.
24. GOVIL, K., CHAN, E., AND WASSERMAN, H. 1995. Comparing algorithms for dynamic speed-setting of a low-power cpu. In Proceedings of the 1st International Conference on Mobile Computing and Networking. ACM, New York.
25. GRUIAN, F. 2001. Hard real-time scheduling for low-energy using stochastic data and dvs processors. In Proceedings of the International Symposium on Low-Power Electronics and Design. IEEE, Los Alamitos, CA.
26. GRUNWALD, D., LEVIS, P., III, C. M., NEUFELD, M., AND FARKAS, K. 2000. Policies for dynamic clock scheduling. In Proceedings of the Symposium on Operating Systems Design and Implementation. USENIX, Berkeley, CA.
27. HARMON, M., BAKER, T. P., AND WHALLEY, D. B. 1992. A retargetable technique for predicting execution time. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 68-77.
28. HEALY, C., SJODIN, M., RUSTAGI, V., WHALLEY, D., AND VAN ENGELEN, R. 2000. Supporting timing analysis by automatic bounding of loop iterations. Real-Time Syst. 18, 2/3, 121-148.
29. HEALY, C. A., ARNOLD, R. D., MUELLER, F.,WHALLEY, D., AND HARMON,M. G. 1999. Bounding pipeline and instruction cache performance. IEEE Trans. Comput. 48, 1, 53-70.
30. HEALY, C. A., SJ ÖDIN, M., AND WHALLEY, D. B. 1998. Bounding loop iterations for timing analysis. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 12-21.
31. HEALY, C. A.,WHALLEY, D. B., AND HARMON, M. G. 1995. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 288-297.
32. HERGENHAN, A. AND ROSENSTIEL, W. 2000. Static-timing analysis of embedded software on advanced processor architectures. In Proceedings of the Design Automation Test in Europe. IEEE, Los Alamitos, CA, 552-559.
33. JEJURIKAR, R. AND GUPTA, R. 2005. Dynamic slack reclamation with procrastination scheduling in real-time embedded systems. In Proceedings of the Design Automation Conference. IEEE, Los Alamitos, CA.
34. JEJURIKAR, R., PEREIRA, C., AND GUPTA, R. 2004. Leakage aware dynamic voltage scaling for realtime embedded systems. In Proceedings of the Design Automation Conference. IEEE, Los Alamitos, CA.
35. KANG, D., CRAGO, S., AND SUH, J. 2002. A fast resource synthesis technique for energy-efficient real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
36. LEE, C., HAHN, J., SEO, Y.,MIN, S., HA, R., HONG, S., PARK, C., LEE, M., AND KIM, C. 1996. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
37. LEE, C.-H. AND SHIN, K. G. 2004. On-line dynamic voltage scaling for hard real-time systems using the edf algorithm. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.
38. LEE, Y.-H. AND KRISHNA, C. M. 2003. Voltage-clock scaling for low-energy consumption in fixedpriority real-time systems. Real-Time Syst. 24, 3, 303-317.
39. LI, Y.-T. S., MALIK, S., AND WOLFE, A. 1996. Cache modeling for real-time software: Beyond direct mapped instruction caches. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 254-263.
40. LIM, S.-S., BAE, Y. H., JANG, G. T., RHEE, B.-D., MIN, S. L., PARK, C. Y., SHIN, H., AND KIM, C. S. 1994. An accurate worst case timing analysis for RISC processors. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 97-108.
41. LISPER, B. 2003. Fully automatic, parametric worst-case execution time analysis. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. 99-102.
42. LIU, C. AND LAYLAND, J. 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. Assoc. Comput. Mach. 20, 1, 46-61.
43. LIU, Y. AND MOK, A. K. 2003. An integrated approach for applying dynamic voltage scaling to hard real-time systems. In Proceedings of the 9th Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.
44. LUNDQVIST, K. AND WALL, G. 1996. Using object oriented methods in Ada 95 to implement linda. In Proceedings of the Ada Europe International Conference on Reliable Software Technologies. Springer-Verlag, Berlin.
45. MALIK, S.,MARTONOSI, M., AND LI, Y.-T. S. 1997. Static timing analysis of embedded software. In Proceedings of the 34th Conference on Design Automation. ACM, New York, 147-152.
46. MITRA, T. AND ROYCHOUDHURY, A. 2002. A framework to model branch prediction for wcet analysis. In Proceedings of the 2nd Workshop on Worst-Case Execution Time Analysis.
47. MOHAN, S., MUELLER, F., HAWKINS, W., ROOT, M., HEALY, C., AND WHALLEY, D. 2005. Para-scale: Exploiting parametric timing analysis for real-time schedulers and dynamic voltage scaling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 233-242.
48. MOSSE, D.,AYDIN, H.,CHILDERS, B., ANDMELHEM, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power. ACM, New York.
49. MUELLER, F. 2000. Timing analysis for instruction caches. Real-Time Syst. 18, 2/3, 209-239.
50. PARK, C. Y. 1993. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Syst. 5, 1, 31-61.
51. PERING, T., BURD, T., AND BRODERSEN, R. 1995. The simulation of dynamic voltage scaling algorithms. In Proceedings of the Symposium on Low-Power Electronics. ACM, New York.
52. PILLAI, P. AND SHIN,K. 2001. Real-time dynamic voltage scaling for low-power embedded operating systems. In Proceedings of the Symposium on Operating Systems Principles.
53. PUSCHNER, P. AND KOZA, C. 1989. Calculating the maximum execution time of real-time programs. Real-Time Syst. 1, 2, 159-176.
54. RAMAPRASAD, H. AND MUELLER, F. 2006. Bounding preemption delay within data cache reference patterns for real-time tasks. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 71-80.
55. SAEWONG, S. AND RAJKUMAR, R. 2003. Practical voltage-scaling for fixed-priority rt-systems. In Proceedings of the 9th Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.
56. SCHNEIDER, J. 2000. Cache and pipeline sensitive fixed priority scheduling for preemptive realtime systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 195-204.
57. SETH, K., ANANTARAMAN, A., MUELLER, F., AND ROTENBERG, E. 2003. Fast: Frequency-aware static timing analysis. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 40-51.
58. SHIN, D., KIM, J., AND LEE, S. 2001. Intra-task voltage scheduling for low-energy hard real-time applications. In Proceedings of the Design and Test of Computers. IEEE, Los Alamitos, CA.
59. SHIN, Y., CHOI, K., AND SAKURAI, T. 2000. Power optimization of real-time embedded systems on variable speed processors. In Proceedings of the International Conference on Computer-Aided Design. IEEE, Los Alamitos, CA.
60. STASCHULAT, J. AND ERNST, R. 2004. Multiple process execution in cache related preemption delay analysis. In Proceedings of the International Conference on Embedded Software. ACM, New York.
61. STASCHULAT, J., SCHLIECKER, S., AND ERNST, R. 2005. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In Proceedings of the Euromicro Conference on Real-Time Systems. IEEE, Los Alamitos, CA.
62. THESING, S., SOUYRIS, J., HECKMANN, R., AND M. LANGENBACH, F. R.,WILHELM, R., AND FERDINAND, C. 2003. An abstract interpretation-based timing validation of hard real-time avionics. In Proceedings of the International Performance and Dependability Symposium. IEEE, Los Alamitos, CA.
63. UNGER, S. AND MUELLER, F. 2002. Handling irreducible loops: Optimized node splitting vs. djgraphs. ACM Trans. Program. Lang. Syst. 24, 4, 299-333.
64. VERA, X., LISPER, B., AND XUE, J. 2003. Data-caches in multitasking hard real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
65. VIVANCOS, E.,HEALY, C.,MUELLER, F., AND WHALLEY, D. 2001. Parametric timing analysis. In Workshop on Language, Compiler, and Tool Support for Embedded Systems. ACM SIGPLAN Not. 36, 88-93.
66. WEGENER, J. AND MUELLER, F. 2001. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Syst. 21, 3, 241-268.
67. WEISER, M.,WELCH, B., DEMERS, A., AND SHENKER, S. 1994. Scheduling for reduced cpu energy. In Proceedings of the 1st Symposium on Operating Systems Design and Implementation. USENIX, Berkeley, CA.
68. WHITE, R.,MUELLER, F., HEALY, C.,WHALLEY, D., AND HARMON, M. 1997. Timing analysis for datacaches and set-associative-caches. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 192-202.
69. WHITE, R. T., MUELLER, F., HEALY, C.,WHALLEY, D., AND HARMON, M. G. 1999. Timing analysis for data and wrap-around fill caches. Real-Time Syst. 17, 2/3, 209-233.
70. ZHANG, F. AND CHANSON, S. T. 2002. Processor voltage scheduling for real-time tasks with nonpreemptable sections. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
71. ZHONG, X. AND XU, C.-Z. 2005. Energy-aware modeling and scheduling of real-time tasks for dynamic voltage scaling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
72. ZHU, Y. AND MUELLER, F. 2004. Feedback edf scheduling exploiting dynamic voltage scaling. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 84-93.
73. ZHU, Y. AND MUELLER, F. 2005. Feedback edf scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling. In Proceedings of the Conference on Language, Compiler, and Tool Support for Embedded Systems. ACM, New York, 203-212.